帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目
☆37Apr 17, 2022Updated 3 years ago
Alternatives and similar repositories for FPGAandStudy
Users that are interested in FPGAandStudy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆25Dec 10, 2019Updated 6 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Vivado诸多IP，包括图像处理等☆235Jul 28, 2024Updated last year
- image processing based FPGA☆118Sep 2, 2021Updated 4 years ago
- 文档编写☆13Sep 19, 2020Updated 5 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆24Nov 8, 2019Updated 6 years ago
- FPGA☆129Apr 1, 2020Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆86Nov 26, 2021Updated 4 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 7 months ago
- FPGA工程合集-涉及图像、通信、接口、算法等，详见WIKI☆12Sep 7, 2024Updated last year
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 2 months ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆42Jun 22, 2021Updated 4 years ago
- FPGAandLAN☆28Jun 13, 2021Updated 4 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- MATLAB bindings for libiio☆13Oct 29, 2019Updated 6 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- RTL generator for SpGEMM☆10Feb 2, 2021Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.☆25Nov 26, 2023Updated 2 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆14Dec 25, 2023Updated 2 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ISP☆13Nov 25, 2023Updated 2 years ago
- 基于verilog实现了ISP图像处理IP☆324Nov 28, 2022Updated 3 years ago
- FPGA实现各种小游戏，学习并快乐着☆76May 16, 2022Updated 3 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆37Mar 30, 2022Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- MATLAB toolbox for ADI high speed converter products☆26Nov 11, 2025Updated 4 months ago
- ImageJ / Fiji macro to automatically correct white balance in RGB images☆16Nov 13, 2017Updated 8 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 7 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- SystemOT, yet another home brew cpu.☆25Aug 9, 2022Updated 3 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆24May 20, 2019Updated 6 years ago