suisuisi / FPGAandStudyLinks
帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目
☆36Updated 3 years ago
Alternatives and similar repositories for FPGAandStudy
Users that are interested in FPGAandStudy are comparing it to the libraries listed below
Sorting:
- FPGA☆126Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- image processing based FPGA☆116Updated 4 years ago
- FPGAandLAN☆28Updated 4 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆23Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆207Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- ☆141Updated 10 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- ☆149Updated this week
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- ☆74Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆264Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆100Updated 3 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- AXI总线连接器☆104Updated 5 years ago
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆132Updated 2 weeks ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆49Updated 5 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆102Updated 2 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 7 years ago
- 数字IC秋招项目、手撕代码☆38Updated last year