Archfx / FPGA_depthMapLinks
Using stereo vision 👀 to identify the obstacles by processing images on a FPGA
☆19Updated 2 years ago
Alternatives and similar repositories for FPGA_depthMap
Users that are interested in FPGA_depthMap are comparing it to the libraries listed below
Sorting:
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆91Updated last year
- Interface Protocol in Verilog☆51Updated 6 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆74Updated 11 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆72Updated 4 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆220Updated last year
- Smart camera with OV 7670 and Zynq☆48Updated 3 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆60Updated 2 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆66Updated 4 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆29Updated 6 years ago
- AHB DMA 32 / 64 bits☆59Updated 11 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆96Updated 8 years ago
- DDR2 memory controller written in Verilog☆80Updated 13 years ago
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- I2C Master and Slave☆38Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆78Updated 4 years ago
- ☆38Updated 10 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- 视频旋转(2019FPGA大赛)☆38Updated 5 years ago
- Verilog Ethernet Switch (layer 2)☆51Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆64Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 9 years ago