Archfx / FPGA_depthMapLinks
Using stereo vision 👀 to identify the obstacles by processing images on a FPGA
☆19Updated 2 years ago
Alternatives and similar repositories for FPGA_depthMap
Users that are interested in FPGA_depthMap are comparing it to the libraries listed below
Sorting:
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆73Updated 11 years ago
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆86Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- SPI Slave for FPGA in Verilog and VHDL☆219Updated last year
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆71Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆61Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Fixed Point Math Library for Verilog☆145Updated 11 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆29Updated 6 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- Verilog Ethernet Switch (layer 2)☆50Updated 2 years ago
- Generate testbench for your verilog module.☆38Updated 7 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆141Updated last year
- ☆74Updated 10 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- ☆10Updated 8 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆66Updated 4 years ago
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- Pipeline FFT Implementation in Verilog HDL☆155Updated 6 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆97Updated 8 years ago
- AHB DMA 32 / 64 bits☆57Updated 11 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago