boegel / MICA
a Pin tool for collecting microarchitecture-independent workload characteristics
☆60Updated last year
Alternatives and similar repositories for MICA:
Users that are interested in MICA are comparing it to the libraries listed below
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- The Splash-3 benchmark suite☆43Updated last year
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆38Updated 3 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆33Updated 2 years ago
- ☆34Updated 3 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 6 months ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- CERE: Codelet Extractor and REplayer☆40Updated last year
- ROB size testing utility☆145Updated 3 years ago
- CUDAAdvisor: a GPU profiling tool☆48Updated 6 years ago
- ☆53Updated 5 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- ☆59Updated 5 months ago
- ☆18Updated 5 years ago
- Measure instruction latency and throughput☆23Updated last month
- gem5 configuration for intel's skylake micro-architecture☆47Updated 3 years ago
- A BarrierPoint implementation: Automatically select representative regions of parallel applications☆14Updated 8 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Collaborative Parallelization Framework (CPF)☆32Updated last year
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆96Updated 11 months ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 5 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆35Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆82Updated last year
- ☆14Updated 5 years ago
- A heterogeneous architecture timing model simulator.☆150Updated 3 months ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Updated 3 years ago