boegel / MICA
a Pin tool for collecting microarchitecture-independent workload characteristics
☆59Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for MICA
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- ROB size testing utility☆135Updated 2 years ago
- ☆34Updated 2 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆34Updated 11 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆42Updated 5 years ago
- Memory System Microbenchmarks☆61Updated last year
- CERE: Codelet Extractor and REplayer☆41Updated last year
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆94Updated 6 months ago
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆74Updated last year
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆38Updated 3 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆31Updated 2 years ago
- ☆35Updated this week
- The Splash-3 benchmark suite☆42Updated last year
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆27Updated 2 months ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆135Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆58Updated 4 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆90Updated 9 years ago
- CUDAAdvisor: a GPU profiling tool☆48Updated 6 years ago
- ☆58Updated last month
- Pointer-chasing memory benchmark (forked from Doug Pase's code).☆58Updated 10 years ago
- Interprocedural Basic Block Code Layout Optimization☆18Updated 5 years ago
- gem5 configuration for intel's skylake micro-architecture☆47Updated 2 years ago
- ☆18Updated 4 years ago
- Measure instruction latency and throughput☆22Updated 2 years ago
- A false sharing detection and repair tool☆12Updated 5 years ago
- A heterogeneous architecture timing model simulator.☆138Updated 3 weeks ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆39Updated 5 years ago
- Enable user-mode access to ARMv7/Linux performance counters☆42Updated 8 years ago