azonenberg / staticnet
C++ TCP/IP and SSH stack with bounded run time and no dynamic memory allocations
☆32Updated 2 months ago
Alternatives and similar repositories for staticnet:
Users that are interested in staticnet are comparing it to the libraries listed below
- Tool for selecting voltage divider components given constraints and a list of available resistors☆31Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- verilog core for ws2812 leds☆32Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 6 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- Tiny key-value store for persisting configuration data on microcontrollers☆17Updated 4 months ago
- CRUVI Standard Specifications☆17Updated 10 months ago
- Yet Another Debug Transport☆20Updated 2 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- KiCad bus length matching script.☆30Updated 9 months ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆27Updated 7 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆17Updated last year
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- ☆20Updated 8 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- Mostly AVR compatible FPGA soft-core☆27Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Decode SVD files to talk to microcontrollers through a debug probe.☆18Updated last year
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 8 months ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- ☆12Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 8 months ago
- Couple of scripts which checks length matching of your KiCad design.☆26Updated 8 years ago