softminus / HEAI
fun with GSM
☆2Updated 4 years ago
Alternatives and similar repositories for HEAI:
Users that are interested in HEAI are comparing it to the libraries listed below
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- 妖刀夢渡☆59Updated 5 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆24Updated 2 months ago
- Experiments with Yosys cxxrtl backend☆48Updated 2 months ago
- An FPGA reverse engineering and documentation project☆41Updated this week
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆16Updated 6 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 4 months ago
- Hogge Phase EMFI Detector☆15Updated 3 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆17Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- ☆63Updated 4 years ago
- Hot Reconfiguration Technology demo☆39Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 5 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆36Updated 3 months ago
- ☆22Updated 3 years ago
- ☆25Updated 6 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated last week
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago