Alternatives and similar repositories for pladecode

Users that are interested in pladecode are comparing it to the libraries listed below

• JohnDMcMaster / zorrom
  Mask ROM decoding utilities
  ☆71Updated 2 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• RobertBaruch / polychip
  Python app to extract a netlist of NMOS transistors from an Inkscape diagram.
  ☆57Updated 7 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• whitequark / prjbureau
  Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms
  ☆55Updated 2 months ago
• sergiopolog / tlcs90-rom-reader
  TLCS-90 ROM Reader
  ☆11Updated 5 months ago
• softminus / HEAI
  fun with GSM
  ☆2Updated 4 years ago
• intel / aji_openocd
  A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…
  ☆12Updated 9 months ago
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 3 years ago
• 360nosc0pe / yocto
  360nosc0pe Yocto build environment
  ☆12Updated 6 years ago
• defparam / PCI2Nano-PCB
  An FPGA/PCI Device Reference Platform
  ☆28Updated 4 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 7 years ago
• alexforencich / ftjrev
  JTAG reverse engineering software for FTDI compatible cables
  ☆52Updated 10 years ago
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆17Updated 6 years ago
• h1kari / hpcore
  Hogge Phase EMFI Detector
  ☆15Updated 3 years ago
• tinyfpga / TinyUSB
  USB Full-Speed core written in migen/LiteX
  ☆42Updated 6 years ago
• daveshah1 / prjtrellis-dvi
  DVI video out example for prjtrellis
  ☆16Updated 6 years ago
• adamgreig / daqnet
  ☆64Updated 4 years ago
• daveshah1 / hilotof
  HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs
  ☆12Updated 6 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆38Updated last year
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 5 months ago
• brouhaha / xchange
  Change part number or package in a Xilinx 7-series FPGA bitstream
  ☆39Updated 5 years ago
• SiliconAnalysis / bitract
  Extract bits from photos
  ☆89Updated 5 years ago
• tomverbeure / intel_jtag_primitive_blog
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆16Updated 3 years ago
• pcbre / pcbre
  An integrated printed circuit board reverse engineering toolkit
  ☆78Updated last year
• tomverbeure / panologic
  PanoLogic Zero Client G1 reverse engineering info
  ☆74Updated last year
• hedgeberg / VerilogCommon
  A repo of basic Verilog/SystemVerilog modules useful in other circuits.
  ☆21Updated 7 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆58Updated 4 years ago
• vk2seb / libsigrok-cypress-fx3-test
  Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.
  ☆28Updated 7 years ago
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 3 years ago