peterbjornx / pladecodeLinks
Tool for decoding mask programmed PLAs from die shots
☆22Updated 5 years ago
Alternatives and similar repositories for pladecode
Users that are interested in pladecode are comparing it to the libraries listed below
Sorting:
- Python app to extract a netlist of NMOS transistors from an Inkscape diagram.☆57Updated 7 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- Mask ROM decoding utilities☆72Updated 2 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- 妖刀夢渡☆59Updated 6 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 6 years ago
- QSPI flash multiplexer - connect a SPI NOR flash to either an embedded system or a programmer for remote firmware tests☆52Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- JTAG reverse engineering software for FTDI compatible cables☆53Updated 10 years ago
- ☆25Updated 5 years ago
- fun with GSM☆2Updated 4 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month
- 360nosc0pe Yocto build environment☆12Updated 6 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- Semi-automatic extraction of data from microscopic images of Masked ROM.☆174Updated 4 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Updated 11 months ago
- TLCS-90 ROM Reader☆11Updated 7 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Chip support package for Cypress EZ-USB FX2 series microcontrollers☆80Updated 6 months ago
- An FPGA reverse engineering and documentation project☆49Updated last week
- Extract bits from photos☆89Updated 5 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 11 months ago
- Versatile tool to untangle wires. Made by chip researchers - for chip researchers. This means that the utility is wildly custom and incom…☆54Updated 4 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated last year
- Waveform Generator☆11Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 7 months ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 5 months ago
- Yet Another VHDL tool☆31Updated 8 years ago
- ☆25Updated 6 years ago