Alternatives and similar repositories for Universal_Verification_Methodology

Users that are interested in Universal_Verification_Methodology are comparing it to the libraries listed below

• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆263Updated 12 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆283Updated 3 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆428Updated last year
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆133Updated 4 years ago
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆333Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆202Updated 8 years ago
• gupta409 / Processor-UVM-Verification
  System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment
  ☆113Updated 11 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆581Updated 3 years ago
• courageheart / AMBA_APB_SRAM
  AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…
  ☆186Updated 7 years ago
• GodelMachine / AHB2
  AMBA AHB 2.0 VIP in SystemVerilog UVM
  ☆156Updated 5 years ago
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆210Updated 5 years ago
• mayurkubavat / UVM-Examples
  UVM examples and projects
  ☆149Updated 5 months ago
• smartfoxdata / axi4lite_gpio
  General purpose IO port with AXI4-Lite interface
  ☆10Updated 9 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆482Updated 5 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆225Updated 2 years ago
• prajwalgekkouga / AHB-to-APB-Bridge
  The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…
  ☆70Updated 3 years ago
• karribharathi / 100-Days-of-RTL
  ☆17Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆438Updated 3 years ago
• TheRA1A / Router1x3
  Router 1x3 design and uvm verification testbach and coverage report
  ☆12Updated last year
• kumarrishav14 / AXI
  VIP for AXI Protocol
  ☆158Updated 3 years ago
• marcoz001 / axi-uvm
  yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/
  ☆131Updated 8 years ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆165Updated last year
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆296Updated last month
• hxfycy / 1024-point-fft
  Radix-4 1024 point fft in verilog
  ☆13Updated 5 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆402Updated last year
• andres-mancera / ethernet_10ge_mac_SV_UVM_tb
  SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core
  ☆151Updated 7 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆144Updated 4 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆483Updated this week
• Siddhi-95 / AHB-to-APB-Bridge-Verification
  Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.
  ☆102Updated 2 years ago
• Abhishekvlsi / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆25Updated 10 months ago