☆10Nov 30, 2022Updated 3 years ago
Alternatives and similar repositories for Universal_Verification_Methodology
Users that are interested in Universal_Verification_Methodology are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆11Mar 19, 2024Updated 2 years ago
- Arduino core for the ESP32☆17Jul 1, 2026Updated 3 weeks ago
- A generic .NET toolbox library.☆14Aug 25, 2014Updated 11 years ago
- simple hyperram controller☆11Feb 10, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This demo will help you get started with AWS IoT Secure Tunneling, that helps customers establish bidirectional communication to remote d…☆20Jun 25, 2026Updated 3 weeks ago
- A fitness app that has on AI camera food detection and calorie info, follow along workout. Built with React Native, Redux Tolkit, Node.js…☆14Feb 3, 2025Updated last year
- APB verification using UVM☆15Aug 21, 2023Updated 2 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆11Dec 9, 2023Updated 2 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆20Jan 15, 2019Updated 7 years ago
- ☆18Mar 18, 2023Updated 3 years ago
- It's a basic computer designed using VERILOG on XILINX FPGA architecture.☆15Mar 5, 2017Updated 9 years ago
- Repositorio para el Curso de Programación Bash de Platzi☆13Dec 20, 2018Updated 7 years ago
- A Python-based Command Line Interface for encoding and decoding secret messages within audio files using various steganography algorithms…☆22Sep 1, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TopCoder ploblems which I've solved.☆23Dec 1, 2011Updated 14 years ago
- ☆23Nov 15, 2024Updated last year
- Solutions to TopCoder problems in C++, Haskell, and other languages☆20May 15, 2015Updated 11 years ago
- My topcoder solutions☆28Sep 14, 2011Updated 14 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- study material used for the 2018 CISSP exam☆12Jun 11, 2018Updated 8 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆25Mar 7, 2019Updated 7 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆57Mar 3, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆69Aug 9, 2020Updated 5 years ago
- Repository which contains links and resources on different topics of Computer Science.☆16May 5, 2019Updated 7 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆39Feb 6, 2019Updated 7 years ago
- A python implementation to extract data in structured form from an image of an invoice☆30Sep 7, 2020Updated 5 years ago
- ☆31Feb 22, 2024Updated 2 years ago
- ☆36Nov 4, 2024Updated last year
- Tutorial on building your own CPU, in Verilog☆35Apr 25, 2022Updated 4 years ago
- USB Dev Board for PIC18F14k50☆16Mar 24, 2024Updated 2 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆32Sep 19, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆49Apr 7, 2024Updated 2 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆32Nov 21, 2020Updated 5 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆27Aug 11, 2022Updated 3 years ago
- Collection of exploits developed by your friendly clown☆17Oct 18, 2025Updated 9 months ago
- Python package for sound level monitor data analysis☆15Jun 25, 2026Updated 3 weeks ago
- AXI Stream UART (verilog)☆13Oct 3, 2019Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago