EECS 470 Final Project
☆11Apr 22, 2013Updated 13 years ago
Alternatives and similar repositories for eecs470
Users that are interested in eecs470 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 5 months ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- DUTH RISC-V Microprocessor☆26Apr 5, 2026Updated 7 months ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- 2 Way Superscalar P6 Out of Order Processor☆10May 3, 2022Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- ☆14Nov 5, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- A macro library for C preprocessor metaprogramming☆14Mar 13, 2017Updated 9 years ago
- ☆16Oct 30, 2018Updated 8 years ago
- Initial code, benchmarks and correct outputs for the cache simulation project of UCSD's CSE240A class (2018)☆10May 24, 2018Updated 8 years ago
- A basic verilog driver for the TM1638 LED and key matrix chip☆20Dec 22, 2017Updated 8 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- SHA-256 cipher algorithm implementation☆13Jun 22, 2025Updated last year
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- ☆20Dec 21, 2020Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- ☆11Nov 14, 2022Updated 3 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- A Distributed Associative Classifier for Apache Spark, mirror of☆22May 10, 2018Updated 8 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DDR3 function verification environment in UVM☆28Apr 1, 2018Updated 8 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated 2 weeks ago
- Tiny VGA Pmod board designed in KiCad☆26Sep 4, 2024Updated 2 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 10 years ago