Alternatives and similar repositories for Rare

Users that are interested in Rare are comparing it to the libraries listed below

• wyfcyx / osnotes
  Some notes or translations about operating system or programming language.
  ☆99Updated 10 months ago
• ksco / rvld
  Learn how to write a minimal working linker from scratch
  ☆106Updated last year
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆147Updated last year
• js2xxx / umi
  An RISC-V experimental OS
  ☆25Updated 2 years ago
• skyzh / core-os-riscv
  🖥️ An xv6-like operating system on RISC-V with multi-core support. Documentation available online.
  ☆318Updated 4 years ago
• YdrMaster / rCore-Tutorial-in-single-workspace
  没分支的 rCore-Tutorial
  ☆46Updated 3 weeks ago
• Jaic1 / xv6-riscv-rust
  ☆76Updated 3 years ago
• Ko-oK-OS / xv6-rust
  🦀️ Reimplement xv6-riscv in Rust!
  ☆345Updated 2 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆145Updated 4 years ago
• rustsbi / sbi-rt
  Simple RISC-V SBI runtime library; designated for supervisor use
  ☆25Updated last year
• rustsbi / rustsbi-qemu
  QEMU platform SBI support implementation, using RustSBI
  ☆149Updated last week
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆229Updated 4 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• rcore-os / zCore-Tutorial
  [WIP] Tutorial for zCore kernel.
  ☆58Updated 4 years ago
• syswonder / ruxos
  Rust Unikernel OS
  ☆81Updated last month
• rustsbi / rustsbi-tutorial
  rustsbi 开发教程
  ☆42Updated 2 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆57Updated last year
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• oscomp / proj7-terminus
  可运行OS的RISCV-64的硬件模拟器设计与实现
  ☆23Updated 4 years ago
• chyyuu / thoughts
  ☆42Updated last year
• ksco / chibicc-riscv
  A fork of chibicc ported to RISC-V assembly.
  ☆41Updated 3 years ago
• oscomp / proj2-os-kernels-by-history
  OS教学实验：用Rust&C实现各种历史上的经典OS Kernels的实例
  ☆46Updated 3 years ago
• LearningOS / oscomp-kernel-training
  ☆48Updated 2 years ago
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆82Updated last year
• chenzhiy2001 / code-debug
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆37Updated 5 months ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆116Updated last year
• ksco / nanoemu
  A super tiny RISC-V emulator that is able to run xv6.
  ☆74Updated 3 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆358Updated 2 years ago