Build your own Riscv Emulator in Rust.
☆107Jul 25, 2022Updated 3 years ago
Alternatives and similar repositories for Rare
Users that are interested in Rare are comparing it to the libraries listed below
Sorting:
- Reference implementation for the book "Writing a RISC-V Emulator in Rust".☆416Aug 11, 2022Updated 3 years ago
- RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).☆939May 29, 2024Updated last year
- Distributed consensus system with Map interface based on Apache Ratis☆28Nov 27, 2023Updated 2 years ago
- Framework of pa code for THU compiler principle course.☆13Dec 18, 2019Updated 6 years ago
- ☆16Mar 18, 2025Updated 11 months ago
- A hobby OS☆54Nov 23, 2021Updated 4 years ago
- ☆12Jun 10, 2023Updated 2 years ago
- rustsbi 开发教程☆42Mar 6, 2023Updated 2 years ago
- A simple containerized application manage system like Kubernetes, but written in Rust☆19Jun 25, 2022Updated 3 years ago
- Essential of Compilation☆35Nov 29, 2021Updated 4 years ago
- A basic working RISCV emulator written in C☆78Feb 4, 2024Updated 2 years ago
- Minix 1.1 to 2.0.4☆53Feb 10, 2018Updated 8 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆41Dec 14, 2022Updated 3 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆64Dec 4, 2022Updated 3 years ago
- Let's write an x86 hypervisor in Rust from scratch!☆163Sep 10, 2023Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- The MiniDecaf test cases.☆18May 15, 2025Updated 9 months ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆208Jul 2, 2020Updated 5 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,091Nov 14, 2025Updated 3 months ago
- Chaitin-Briggs register-allocation algorithm (LLVM back-end)☆12Jan 6, 2016Updated 10 years ago
- ☆10May 16, 2021Updated 4 years ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆233Sep 10, 2021Updated 4 years ago
- 2024春夏季训练营第三阶段-虚拟化方向☆46May 29, 2024Updated last year
- Learn how to write a minimal working linker from scratch☆109Apr 24, 2024Updated last year
- Mini Moonbit implementation from 摩卡猫猫☆15Dec 4, 2024Updated last year
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- Basic live streaming using dash.js WebM support☆13Apr 28, 2017Updated 8 years ago
- 用cpp编写的一个实现了最核心功能的YACC,供练习使用.☆10Aug 28, 2017Updated 8 years ago
- Paper list for accleration of transformers☆14Jul 1, 2023Updated 2 years ago
- HeliosXCore is a Superscalar Out-of-order RISC-V Processor Core.☆10Mar 8, 2024Updated last year
- Simple PyTorch profiler that combines DeepSpeed Flops Profiler and TorchInfo☆11Feb 12, 2023Updated 3 years ago
- Write yourself a simply-typed lambda calculus using Rust in a week!☆13May 13, 2024Updated last year
- ☆13Mar 7, 2022Updated 3 years ago
- A minimalist RISC-V system emulator capable of running Linux kernel with efficient event-driven scheduling☆289Jan 3, 2026Updated last month
- ☆48Nov 1, 2022Updated 3 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago