silverjam / VHDLLinks
VHDL Samples
☆70Updated 13 years ago
Alternatives and similar repositories for VHDL
Users that are interested in VHDL are comparing it to the libraries listed below
Sorting:
- An Open Source configuration of the Arty platform☆131Updated 2 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- Basic RISC-V CPU implementation in VHDL.☆172Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Updated 7 years ago
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Verilog implementation of a RISC-V core☆135Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆77Updated 9 months ago
- ☆27Updated 7 years ago
- 8051 core☆112Updated 11 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆37Updated 3 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆106Updated 7 years ago
- Migrated to Codeberg☆95Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 10 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- ☆63Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆114Updated 10 months ago
- Collection of hardware description languages writings and code snippets☆28Updated 11 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆202Updated 7 years ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- turbo 8051☆29Updated 8 years ago
- Image Processing on FPGA using VHDL☆43Updated 11 years ago
- Another tiny RISC-V implementation☆64Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆112Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- A utility for Composing FPGA designs from Peripherals☆186Updated last year