Converts ELF files to HEX files that are suitable for Verilog's readmemh.
☆95Jan 26, 2022Updated 4 years ago
Alternatives and similar repositories for elf2hex
Users that are interested in elf2hex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Simple machine mode program to probe RISC-V control and status registers☆127Apr 28, 2023Updated 3 years ago
- RISC-V ASIC design reference☆10May 8, 2018Updated 8 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- ☆33Feb 20, 2024Updated 2 years ago
- ☆203Dec 14, 2023Updated 2 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆30Apr 1, 2017Updated 9 years ago
- ☆41Jan 23, 2024Updated 2 years ago
- Scripts for Digital Design flow control.☆18Oct 30, 2025Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated 2 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆798Updated this week
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- fork of qt-creator/perfparser.git with not-yet upstreamed changes required for hotspot☆19Mar 26, 2026Updated 6 months ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago
- OpenRISC Tutorials☆51Jul 18, 2026Updated 2 months ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆172Jul 3, 2020Updated 6 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 7 years ago
- a Python framework for managing embedded HW/SW projects☆24Updated this week
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- RISC-V implementation of the C/C++ Atomic operations library☆22Feb 11, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- MIPS R10000 architecture simulator with C++☆11Jun 8, 2023Updated 3 years ago
- VeeR EH1 core☆971Jul 16, 2026Updated 2 months ago
- System-on-a-Chip for FPGA, with xr16 RISC core and LCC port☆13Jul 23, 2017Updated 9 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆18Sep 5, 2023Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆4,636Aug 27, 2026Updated last month
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago