Converts ELF files to HEX files that are suitable for Verilog's readmemh.
☆95Jan 26, 2022Updated 4 years ago
Alternatives and similar repositories for elf2hex
Users that are interested in elf2hex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆39May 7, 2024Updated 2 years ago
- RISC-V ASIC design reference☆10May 8, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆204Dec 14, 2023Updated 2 years ago
- Simple machine mode program to probe RISC-V control and status registers☆127Apr 28, 2023Updated 3 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 4 months ago
- ☆15Jul 28, 2022Updated 4 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- RISC-V HS-mode hypervisor extension tests☆11Nov 15, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- ☆34Feb 20, 2024Updated 2 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- Scripts for Digital Design flow control.☆18Oct 30, 2025Updated last year
- ☆30Apr 1, 2017Updated 9 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Oct 22, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Oct 25, 2026Updated last week
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated 2 weeks ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- The ISA specification for the Zalasr extension.☆16Mar 6, 2026Updated 7 months ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- ☆41Jan 23, 2024Updated 2 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- MLIR-in as a compiler stack for ucb-bar☆21Updated this week
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A base container image populated with the dependencies to build the RISC-V Documentation.☆22Updated this week
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week
- fork of qt-creator/perfparser.git with not-yet upstreamed changes required for hotspot☆19Mar 26, 2026Updated 7 months ago
- RISC-V vector and other assembly code examples☆28Nov 4, 2020Updated 5 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆32Sep 17, 2025Updated last year