secworks / blake2Links
Hardware implementation of the blake2 hash function
☆25Updated 4 years ago
Alternatives and similar repositories for blake2
Users that are interested in blake2 are comparing it to the libraries listed below
Sorting:
- A VHDL implementation of SipHash☆13Updated 10 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆40Updated 3 months ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 7 months ago
- IP submodules, formatted for easier CI integration☆30Updated last year
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Software, tools, documentation for Vegaboard platform☆65Updated 5 years ago
- ☆39Updated 7 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- XCrypto: a cryptographic ISE for RISC-V☆93Updated 2 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆15Updated 5 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 3 months ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆49Updated 5 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- ☆63Updated 6 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 9 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆92Updated 5 years ago
- A version of the HDMI2USB firmware based around LiteX tools produced by @Enjoy-Digital (based on misoc+migen created by @M-Labs)☆149Updated 5 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- ☆25Updated 6 years ago
- Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready☆35Updated 4 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 3 months ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Updated 8 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago