Alternatives and similar repositories for blake2:

Users that are interested in blake2 are comparing it to the libraries listed below

• kramble / FPGA-Blakecoin-Miner
  An open source FPGA miner for Blakecoin
  ☆51Updated 10 years ago
• pemb / siphash
  A VHDL implementation of SipHash
  ☆13Updated 10 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆39Updated 9 years ago
• secworks / blake2s
  Verilog implementation of the 32-bit version of the Blake2 hash function
  ☆21Updated 3 weeks ago
• secworks / siphash
  Hardware implementation of the SipHash short-inout PRF
  ☆17Updated 3 weeks ago
• apertus-open-source-cinema / alpha-software
  Axiom Alpha prototype software (FPGA, Linux, etc.)
  ☆29Updated 9 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆29Updated last year
• keystone-enclave / riscv-pk
  Security monitor for Keystone Enclave (mirror of riscv-pk). Will be deprecated when openSBI port is ready
  ☆35Updated 3 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 9 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆35Updated 2 years ago
• stremovsky / moneroasic
  Cryptonight Monero Verilog code for ASIC
  ☆20Updated 7 years ago
• firesim / firechip
  Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …
  ☆56Updated 5 years ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆51Updated 3 years ago
• bunnie / netv2-fpga-basic-overlay
  Vivado design for basic NeTV2 FPGA with chroma-based overlay
  ☆20Updated 8 years ago
• open-isa-org / open-isa.org
  Software, tools, documentation for Vegaboard platform
  ☆64Updated 5 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• pedrorivera / SiaFpgaMiner
  VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
  ☆62Updated 7 years ago
• jpwright / fpganes
  FPGA-based AI for Super Mario Bros. Designed for an Altera DE2
  ☆35Updated 11 years ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆90Updated 5 years ago
• timvideos / HDMI2USB-numato-opsis-sample-code
  Example code for the Numato Opsis board, the first HDMI2USB production board.
  ☆49Updated 6 years ago
• keystone-enclave / keystone-runtime
  Eyrie enclave runtime kernel
  ☆36Updated last year
• makestuff / libfpgalink
  LIB:Library for interacting with an FPGA over USB
  ☆84Updated 4 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55Updated 7 years ago
• fpgaminer / Open-Source-FPGA-Bitcoin-Miner
  A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…
  ☆172Updated 3 years ago
• aionnetwork / aion_epic_fpgaminer
  FPGA referrence implementation for aion equihash 2109
  ☆14Updated 6 years ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆36Updated 4 years ago
• teknohog / Xilinx-Serial-Miner
  Bitcoin miner for Xilinx FPGAs
  ☆97Updated 11 years ago
• Elphel / x393
  mirror of https://git.elphel.com/Elphel/x393
  ☆39Updated 2 years ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆46Updated 4 years ago