secworks / blake2Links
Hardware implementation of the blake2 hash function
☆25Updated 5 years ago
Alternatives and similar repositories for blake2
Users that are interested in blake2 are comparing it to the libraries listed below
Sorting:
- Software, tools, documentation for Vegaboard platform☆64Updated 6 years ago
- An open source FPGA miner for Blakecoin☆52Updated 11 years ago
- A version of the HDMI2USB firmware based around LiteX tools produced by @Enjoy-Digital (based on misoc+migen created by @M-Labs)☆148Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- A VHDL implementation of SipHash☆13Updated 10 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 8 months ago
- mirror of https://git.elphel.com/Elphel/x393☆40Updated 2 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Updated 10 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- ☆63Updated 6 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Verilog 2001 implementation of the ChaCha stream cipher.☆44Updated 8 months ago
- IP submodules, formatted for easier CI integration☆30Updated 2 months ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆155Updated 11 years ago
- Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project☆106Updated 9 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- ☆61Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆88Updated 10 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Hardware implementation of the SipHash short-inout PRF☆17Updated 8 months ago