Alternatives and similar repositories for legno-compiler

Users that are interested in legno-compiler are comparing it to the libraries listed below

• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆96Updated 3 months ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆162Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆147Updated last month
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆166Updated last week
• manya-bansal / mosaic
  ☆14Updated 2 years ago
• UCSBarchlab / RaceLogic
  Designs, infrastructure, and experiments around Race Logic
  ☆25Updated 5 years ago
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• epiqc / RKQC
  RKQC is a compiler for reversible logic circuitry. The framework has been developed to compile high level circuit descriptions down to "Q…
  ☆17Updated 9 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆128Updated 3 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆106Updated 5 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 7 months ago
• msoeken / reversible-sota
  State-of-the-art in reversible logic synthesis
  ☆23Updated 9 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆56Updated 5 years ago
• muhos / ParaFROST
  A Parallel SAT Solver with GPU Accelerated Inprocessing
  ☆138Updated 2 weeks ago
• johnwickerson / memalloy
  Memory consistency modelling using Alloy
  ☆31Updated 5 years ago
• cucapra / diospyros
  Search-based compiler for high-performance DSP programming
  ☆69Updated last year
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 4 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 3 years ago
• UCLA-VAST / QUEKO-benchmark
  ☆26Updated 3 years ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆72Updated 6 months ago
• stanford-ppl / spatial
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆286Updated last year
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆117Updated 2 weeks ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆40Updated last week
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆55Updated last month
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago
• cuddorg / cudd
  CUDD Decision Diagram Package
  ☆147Updated last week
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆68Updated 10 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago