sarachour / legno-compilerLinks
a compiler for the Apollo project that targets the HCDCv2 Analog Device
☆29Updated 4 years ago
Alternatives and similar repositories for legno-compiler
Users that are interested in legno-compiler are comparing it to the libraries listed below
Sorting:
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Updated this week
- Time-sensitive affine types for predictable hardware generation☆148Updated 3 weeks ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- A core language for rule-based hardware design 🦑☆170Updated last month
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- ☆40Updated 4 years ago
- Verilog development and verification project for HOL4☆27Updated 9 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last week
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- A generic test bench written in Bluespec☆57Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆154Updated 6 months ago
- A circuit toolkit☆107Updated 5 years ago
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- A standard for floating point accuracy benchmarks☆58Updated 2 weeks ago
- Designs, infrastructure, and experiments around Race Logic☆25Updated 5 years ago
- RKQC is a compiler for reversible logic circuitry. The framework has been developed to compile high level circuit descriptions down to "Q…☆17Updated 9 years ago
- Search-based compiler for high-performance DSP programming☆71Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- An advanced header-only exact synthesis library☆30Updated 3 years ago
- Memory consistency modelling using Alloy☆31Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆138Updated last month
- CUDD Decision Diagram Package☆151Updated last month
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆72Updated 8 months ago
- Multi-core Decision Diagram (BDD/LDD) implementation☆44Updated 2 years ago