Alternatives and similar repositories for legno-compiler:

Users that are interested in legno-compiler are comparing it to the libraries listed below

• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 2 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆138Updated 7 months ago
• manya-bansal / mosaic
  ☆13Updated last year
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆89Updated 8 months ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆12Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 7 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 4 months ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆146Updated 4 months ago
• hst10 / pylog
  PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow
  ☆63Updated last year
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆49Updated 4 years ago
• UCLA-VAST / QUEKO-benchmark
  ☆25Updated 3 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆53Updated 2 weeks ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆24Updated 2 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 3 months ago
• msoeken / cirkit
  A circuit toolkit
  ☆97Updated 4 years ago
• gmeuli / caterpillar
  ☆23Updated 4 years ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆91Updated last week
• UCSBarchlab / RaceLogic
  Designs, infrastructure, and experiments around Race Logic
  ☆23Updated 4 years ago
• StanfordAHA / aha
  ☆54Updated this week
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆99Updated 5 years ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆34Updated 2 months ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆192Updated 10 months ago