sarachour / legno-compilerLinks
a compiler for the Apollo project that targets the HCDCv2 Analog Device
☆29Updated 4 years ago
Alternatives and similar repositories for legno-compiler
Users that are interested in legno-compiler are comparing it to the libraries listed below
Sorting:
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated 2 months ago
- RKQC is a compiler for reversible logic circuitry. The framework has been developed to compile high level circuit descriptions down to "Q…☆17Updated 9 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆163Updated last week
- Time-sensitive affine types for predictable hardware generation☆146Updated last week
- Search-based compiler for high-performance DSP programming☆69Updated last year
- FPGA synthesis tool powered by program synthesis☆52Updated last month
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 5 months ago
- ☆40Updated 4 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆134Updated this week
- ☆14Updated 2 years ago
- Memory consistency modelling using Alloy☆31Updated 4 years ago
- A core language for rule-based hardware design 🦑☆164Updated 3 weeks ago
- DepQBF, a solver for quantified boolean formulae (QBF).☆38Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 4 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- ☆16Updated 3 years ago
- A circuit toolkit☆105Updated 5 years ago
- ☆11Updated 4 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- Verilog development and verification project for HOL4☆27Updated 6 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- ☆44Updated last week
- A generic test bench written in Bluespec☆56Updated 4 years ago
- State-of-the-art in reversible logic synthesis☆23Updated 9 years ago
- UCLID5: formal modeling, verification, and synthesis of computational systems☆150Updated 4 months ago
- A framework to ease parallelization of sequential SAT solvers☆26Updated 6 months ago
- A standard for floating point accuracy benchmarks☆55Updated last week
- Multi-core Decision Diagram (BDD/LDD) implementation☆43Updated last year