Ekdohibs / PolyGenLinks
PolyGen is a code generator for the polyhedral model, written and proved in Coq.
☆10Updated 4 years ago
Alternatives and similar repositories for PolyGen
Users that are interested in PolyGen are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆25Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 6 months ago
- FPGA synthesis tool powered by program synthesis☆48Updated last week
- ☆16Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- ☆26Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated 11 months ago
- ☆40Updated 3 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- ☆12Updated 7 years ago
- Search-based compiler for high-performance DSP programming☆65Updated 7 months ago
- Automatically generate a compiler using equality saturation☆29Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- work in progress, playing around with btor2 in rust☆11Updated last week
- A translation validation framework for MLIR☆85Updated 2 months ago
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last month
- TensorRight: Automated Verification of Tensor Graph Rewrites☆10Updated 2 weeks ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆47Updated last week
- A repository to test dialects defined dynamically.☆12Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 8 months ago
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆102Updated this week
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 11 months ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆10Updated 3 years ago