Ekdohibs / PolyGen
PolyGen is a code generator for the polyhedral model, written and proved in Coq.
☆10Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for PolyGen
- FPGA synthesis tool powered by program synthesis☆38Updated this week
- BTOR2 MLIR project☆16Updated 10 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆10Updated 2 weeks ago
- compiling DSLs to high-level hardware instructions☆21Updated 2 years ago
- Memory consistency modelling using Alloy☆28Updated 3 years ago
- ☆41Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆15Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 5 months ago
- A multicore microprocessor test harness for measuring interference☆13Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- A translation validation framework for MLIR☆73Updated last week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Automatically generate a compiler using equality saturation☆26Updated 7 months ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- ☆25Updated 2 years ago
- A Hardware Pipeline Description Language☆40Updated last year
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- A Speculation-Aware Collaborative Dependence Analysis Framework☆28Updated 4 months ago
- Search-based compiler for high-performance DSP programming☆61Updated 3 weeks ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 2 months ago
- A model checker based on SAT solving and induction☆13Updated 9 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- ☆27Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆82Updated 3 weeks ago
- An I/O-efficient implementation of (Binary) Decision Diagrams☆24Updated 3 weeks ago
- Verilog AST☆19Updated 11 months ago
- Rigorous Floating-Point Mixed-Precision Tuner☆13Updated 4 years ago
- An advanced header-only exact synthesis library☆23Updated last year