Ekdohibs / PolyGenLinks
PolyGen is a code generator for the polyhedral model, written and proved in Coq.
☆10Updated 4 years ago
Alternatives and similar repositories for PolyGen
Users that are interested in PolyGen are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 6 months ago
- ☆16Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆40Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆26Updated 2 years ago
- A translation validation framework for MLIR☆86Updated 3 months ago
- work in progress, playing around with btor2 in rust☆11Updated last week
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 9 months ago
- Verilog AST☆21Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 months ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- Fuzz testing for Dafny☆13Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated last year
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆59Updated 10 years ago
- ☆13Updated 7 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- Verimag Polyhedra Library☆18Updated 2 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last month
- TensorRight: Automated Verification of Tensor Graph Rewrites☆11Updated last week
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆28Updated 5 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago