Ekdohibs / PolyGen
PolyGen is a code generator for the polyhedral model, written and proved in Coq.
☆10Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for PolyGen
- FPGA synthesis tool powered by program synthesis☆38Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆9Updated last week
- compiling DSLs to high-level hardware instructions☆21Updated 2 years ago
- BTOR2 MLIR project☆16Updated 9 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 4 months ago
- ☆25Updated 2 years ago
- Automatically generate a compiler using equality saturation☆26Updated 7 months ago
- ☆41Updated 3 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆80Updated 3 weeks ago
- Verimag Polyhedra Library☆17Updated 4 years ago
- ☆15Updated 2 years ago
- A translation validation framework for MLIR☆73Updated 2 weeks ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆15Updated 9 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆15Updated last week
- A multicore microprocessor test harness for measuring interference☆13Updated 4 years ago
- Verilog development and verification project for HOL4☆24Updated this week
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆55Updated 9 years ago
- A model checker based on SAT solving and induction☆13Updated 9 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last month
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- Verilog AST☆19Updated 11 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- Memory consistency modelling using Alloy☆28Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated last month
- An I/O-efficient implementation of (Binary) Decision Diagrams☆24Updated 2 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- outline and links for PLDI 2022 tutorial☆17Updated 2 years ago