Ekdohibs / PolyGen
PolyGen is a code generator for the polyhedral model, written and proved in Coq.
☆10Updated 4 years ago
Alternatives and similar repositories for PolyGen:
Users that are interested in PolyGen are comparing it to the libraries listed below
- BTOR2 MLIR project☆25Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆41Updated 4 months ago
- ☆16Updated 3 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- ☆40Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- ☆25Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆89Updated 9 months ago
- ☆11Updated 7 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- Automatically generate a compiler using equality saturation☆28Updated 11 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A translation validation framework for MLIR☆81Updated this week
- A minimal development of SSA theory☆110Updated this week
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- ☆24Updated 4 years ago
- ☆17Updated 8 months ago
- Verilog development and verification project for HOL4☆25Updated 4 months ago
- Verimag Polyhedra Library☆17Updated 4 years ago
- Random Generator of Btor2 Files☆9Updated last year
- Verilog AST☆21Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- A enumerator for MLIR, relying on the information given by IRDL.☆19Updated this week
- ☆13Updated 4 years ago