marg-tools / CoMeTLinks
An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors
☆51Updated 3 months ago
Alternatives and similar repositories for CoMeT
Users that are interested in CoMeT are comparing it to the libraries listed below
Sorting:
- Dataset for ML-guided Accelerator Design☆41Updated last year
- An integrated CGRA design framework☆91Updated 8 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Updated 5 years ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆21Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆66Updated 3 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 4 months ago
- CGRA framework with vectorization support.☆39Updated last week
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- ☆53Updated 4 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆54Updated 8 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- ☆64Updated 6 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆44Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- ☆87Updated last year
- Library of approximate arithmetic circuits☆58Updated 3 years ago
- Public release☆58Updated 6 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆175Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated 3 weeks ago