marg-tools / CoMeTLinks
An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors
☆51Updated 6 months ago
Alternatives and similar repositories for CoMeT
Users that are interested in CoMeT are comparing it to the libraries listed below
Sorting:
- Dataset for ML-guided Accelerator Design☆43Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆23Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- An integrated CGRA design framework☆91Updated 10 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- ☆95Updated 7 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- A list of our chiplet simulaters☆48Updated 7 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆57Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 6 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- ☆42Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Updated 10 months ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Updated 5 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- ☆57Updated 7 months ago
- ☆109Updated 6 years ago
- ☆40Updated 4 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last month
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41Updated 8 months ago