marg-tools / CoMeTLinks
An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors
☆48Updated 9 months ago
Alternatives and similar repositories for CoMeT
Users that are interested in CoMeT are comparing it to the libraries listed below
Sorting:
- Dataset for ML-guided Accelerator Design☆37Updated 8 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- A list of our chiplet simulaters☆33Updated 3 weeks ago
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆46Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆52Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆42Updated 2 years ago
- ☆39Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- ☆60Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- ☆43Updated 10 months ago
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆15Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆62Updated 3 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- An EDA toolchain for interval thermal simulations of 2D multi-/many-cores in an open system.☆70Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆86Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆16Updated 9 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆20Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago