An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors
☆51Aug 5, 2025Updated 7 months ago
Alternatives and similar repositories for CoMeT
Users that are interested in CoMeT are comparing it to the libraries listed below
Sorting:
- An EDA toolchain for interval thermal simulations of 2D multi-/many-cores in an open system.☆74Dec 12, 2025Updated 2 months ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- PACT: A Parallel Compact Thermal Simulator☆66Jan 16, 2026Updated last month
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 6 months ago
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆151Nov 6, 2023Updated 2 years ago
- 3D-ICE Official github repository☆31Dec 5, 2025Updated 3 months ago
- ☆36Feb 2, 2026Updated last month
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated last year
- ☆13Jan 8, 2020Updated 6 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- Tracks cross references and allows fast viewing of pseudocode between references☆13Mar 10, 2025Updated 11 months ago
- ☆44Jan 26, 2020Updated 6 years ago
- AI-powered reverse engineering assistant for IDA Pro with multiple LLM support (Claude, OpenAI, Gemini).☆23Jan 29, 2026Updated last month
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- SIMPLER MAGIC: Synthesis and In-memory MaPping of Logic Execution in a single Row for Memristor Aided loGIC☆12Dec 5, 2019Updated 6 years ago
- ☆21Updated this week
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- A plugin for IDA Pro and Cheat Engine to get the offset of the current module☆11May 30, 2024Updated last year
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆51Jul 9, 2025Updated 7 months ago
- ☆58Nov 29, 2025Updated 3 months ago
- CMake/GoogleTest/TravisCI/Coveralls/CoverityScan/Doxygen☆10Aug 8, 2019Updated 6 years ago
- Riverlane's quantum error correction SDK☆46Updated this week
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- ☆11Mar 22, 2022Updated 3 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Source code of AppleCheats.cc (Valorant).☆10Aug 28, 2020Updated 5 years ago
- The repository is created for AR2L algorithm used for solving online 3D-BPP.☆14Sep 22, 2025Updated 5 months ago
- ☆11May 30, 2024Updated last year
- x64dbg plugin to log executions☆16Aug 28, 2023Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Check the wiki for more info☆11Aug 11, 2020Updated 5 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago