Alternatives and similar repositories for gem5-triangel

Users that are interested in gem5-triangel are comparing it to the libraries listed below

• OpenXiangShan / GEM5
  ☆123Updated this week
• lshpku / gem5-runahead
  Implementing the Precise Runahead (HPCA'20) in gem5
  ☆13Updated 2 years ago
• lshpku / hwd-prefetch-study
  A Study of the SiFive Inclusive L2 Cache
  ☆68Updated 2 years ago
• agusnt / Berti-Artifact
  An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher
  ☆36Updated 3 years ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆44Updated 2 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆50Updated 2 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆42Updated 4 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆64Updated 3 years ago
• CMU-SAFARI / Hermes
  A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…
  ☆76Updated 4 months ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆30Updated 2 years ago
• xuefeng16 / Tyche-Artifact
  [TACO 2024] A hardware prefetching framework employing Tyche, a hardware prefetcher designed for indirect memory access patterns.
  ☆25Updated last year
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆33Updated 2 years ago
• JamesAslan / MicroArchBench
  ☆77Updated last year
• shinezyy / gem5_data_proc
  data preprocessing scripts for gem5 output
  ☆19Updated 8 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 2 months ago
• kuczmmar / Runahead
  Running ahead of memory latency - Part II project
  ☆10Updated 3 years ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• gem5 / gem5-resources
  The official repository for the gem5 resources sources.
  ☆80Updated 2 weeks ago
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated last year
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆68Updated this week
• OpenXiangShan / gsim
  ☆65Updated last month
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆51Updated last month
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆38Updated last year
• car3s / IPCP_ISCA2020
  Source codes for "Bouquet of Instruction Pointers"
  ☆17Updated 5 years ago
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆33Updated last year
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆77Updated this week
• tukl-msd / gem5.TnT
  gem5 Tips & Tricks
  ☆71Updated 5 years ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆171Updated this week
• dhschall / LLBP
  Branch predictor simulation framework for the Last-Level Branch Predictor
  ☆34Updated last month
• gilgamsh / GenshinCPU
  Our repository for NSCSCC
  ☆19Updated 11 months ago