rustsbi / awesome-rustsbi
A curated list of awesome things related to rustsbi
☆38Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for awesome-rustsbi
- [New Version] This is FAT32 FileSystem Library, which is #![no_std] and does not use alloc.☆30Updated 3 years ago
- Backtrace support for Rust `no_std` and embedded programs.☆46Updated last year
- Simple RISC-V SBI runtime library; designated for supervisor use☆21Updated 10 months ago
- Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot☆25Updated last month
- Low level access to T-Head Xuantie RISC-V processors☆32Updated 2 years ago
- All public report slides, articles and meeting minutes related to RustSBI☆27Updated last week
- User programs for rCore OS☆18Updated 2 years ago
- 调试大师:你见过最强的内核调试器☆35Updated 3 years ago
- Handle TrapFrame across kernel and user space on multiple ISAs.☆31Updated 4 months ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Updated last year
- A riscv isa simulator in rust.☆63Updated last year
- Rcore Virtual Machine☆110Updated 8 months ago
- Rust's hardware abstract layer (HAL) for K210 chip, a dual RV64GC SoC with hardware accelerated AI peripherals. Contributions welcomed!☆67Updated 10 months ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Updated 2 years ago
- Minimal support for uart_16550 serial output.☆33Updated last week
- A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup☆45Updated 5 months ago
- Tiny C library written in Rust☆51Updated this week
- An aimless attempt at building a PC from scratch, in a vaguely eurorack/modular synth style.☆66Updated 2 years ago
- The file system module for rCore OS.☆49Updated 5 months ago
- 快速陷入处理☆32Updated last year
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆15Updated 2 years ago
- A 5-stage pipelining RISC-V 32I simulator written in Rust.☆19Updated 3 years ago
- ☆35Updated last year
- Exit QEMU with user-defined code☆41Updated 7 months ago
- PoC LoongArch - RISC-V emulator☆30Updated 11 months ago
- ☆13Updated 3 years ago
- A mininal runtime / startup for Supervisor Binary Interface (SBI) on RISC-V.☆18Updated 2 years ago
- A Type-1.5 hypervisor written in Rust.☆56Updated 6 months ago
- 洛佳的异步内核实验室☆25Updated 3 years ago
- Serialize & deserialize device tree binary using serde☆21Updated last week