Alternatives and similar repositories for riscv

Users that are interested in riscv are comparing it to the libraries listed below

• chyyuu / zCore-Design

  View on GitHub
  ☆13Jul 26, 2021Updated 4 years ago
• HUST-OS / design-pattern-notes

  View on GitHub
  各类内核的设计思路
  ☆19May 19, 2021Updated 4 years ago
• rcore-os / rCore-Tutorial-v3-arm64

  View on GitHub
  Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)
  ☆17Mar 13, 2022Updated 3 years ago
• chyyuu / thoughts

  View on GitHub
  ☆42Nov 5, 2023Updated 2 years ago
• TianhuaTao / uCore-SMP

  View on GitHub
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Jun 3, 2022Updated 3 years ago
• rustsbi / fast-trap

  View on GitHub
  快速陷入处理
  ☆39Jan 22, 2026Updated 3 weeks ago
• ring00 / bbl-ucore

  View on GitHub
  uCore OS Labs on Berkeley bootloader
  ☆38Feb 1, 2018Updated 8 years ago
• rustsbi / rustsbi-qemu

  View on GitHub
  QEMU platform SBI support implementation, using RustSBI
  ☆152Sep 26, 2025Updated 4 months ago
• chenzhiy2001 / code-debug

  View on GitHub
  Source-level operating system debugging tool that supports debugging kernel and multiple user processes synchronously. VSCode integration…
  ☆37Dec 30, 2025Updated last month
• luojia65 / DailySchedule

  View on GitHub
  ☆22Nov 27, 2021Updated 4 years ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel

  View on GitHub
  riscv32i-cpu
  ☆18Nov 20, 2020Updated 5 years ago
• rcore-os / embedded-term

  View on GitHub
  The virtual console embedded in rCore kernel.
  ☆11May 6, 2025Updated 9 months ago
• rustsbi / plic

  View on GitHub
  Rust support for RISC-V Platform-Level Interrupt Controller
  ☆10Oct 13, 2022Updated 3 years ago
• luojia65 / tiaoshi-dashi-sbi

  View on GitHub
  调试大师：你见过最强的内核调试器
  ☆36May 6, 2021Updated 4 years ago
• rcore-os / nvme_driver

  View on GitHub
  ☆30Jun 1, 2023Updated 2 years ago
• HUST-OS / luojia-os-labs

  View on GitHub
  洛佳的异步内核实验室
  ☆25May 22, 2021Updated 4 years ago
• xiyurain / UltraOS

  View on GitHub
  A Rust based Multicore OS developed by UltraTeam, HITsz. Currently updated on https://gitee.com/LoanCold/ultraos_backup
  ☆46May 26, 2024Updated last year
• ZerQAQ / Zroutinue

  View on GitHub
  a coroutinue lib writen by pure C
  ☆10Feb 24, 2021Updated 4 years ago
• OS-F-4 / usr-intr

  View on GitHub
  项目的主仓库
  ☆26Sep 11, 2022Updated 3 years ago
• DeathWish5 / rCore_tutorial_tests

  View on GitHub
  rCore_tutorial_tests
  ☆11Aug 8, 2021Updated 4 years ago
• YdrMaster / dtb-walker

  View on GitHub
  遍历设备树二进制对象
  ☆14Nov 22, 2025Updated 2 months ago
• rcore-os / ext2-rs

  View on GitHub
  An implementation of ext2 filesystem in Rust
  ☆15Oct 8, 2021Updated 4 years ago
• rcore-os / blog

  View on GitHub
  rcore-os Developer Blog
  ☆49Dec 26, 2025Updated last month
• wangrunji0408 / rjrouter

  View on GitHub
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Oct 8, 2020Updated 5 years ago
• Oyami-Srk / RISCV-GDB-Paging

  View on GitHub
  Paging Debug tool for GDB using python
  ☆13Jun 4, 2022Updated 3 years ago
• dramforever / urvirt

  View on GitHub
  User-mode trap-and-emulate hypervisor for RISC-V
  ☆14Feb 11, 2022Updated 4 years ago
• huxuan0307 / XuanTieC910

  View on GitHub
  Rewrite XuanTieC910 with chisel3
  ☆12Jul 1, 2022Updated 3 years ago
• oscomp / proj23-lightweight-hypervisor

  View on GitHub
  在RISC-V处理器上实现一个轻量级的Hypervisor。
  ☆12Dec 25, 2020Updated 5 years ago
• rcore-os / aCore

  View on GitHub
  Asynchronous OS kernel written in Rust.
  ☆32Nov 27, 2020Updated 5 years ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• stemnic / rustyvisor

  View on GitHub
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Oct 21, 2024Updated last year
• wyfcyx / osnotes

  View on GitHub
  Some notes or translations about operating system or programming language.
  ☆99Nov 10, 2024Updated last year
• oscomp / proj4-xv6-rust

  View on GitHub
  用Rust语言重新设计与实现xv6
  ☆35Mar 7, 2022Updated 3 years ago
• YdrMaster / cuda-driver

  View on GitHub
  基于 CUDA Driver API 的 cuda 运行时环境
  ☆15Jul 30, 2025Updated 6 months ago
• rcore-os / riscv-sbi-rt

  View on GitHub
  A mininal runtime / startup for Supervisor Binary Interface (SBI) on RISC-V.
  ☆19Feb 26, 2022Updated 3 years ago
• jwnhy / coffer

  View on GitHub
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆21Mar 3, 2022Updated 3 years ago
• rustsbi / rustsbi

  View on GitHub
  RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…
  ☆1,246Updated this week
• plctlab / riscv-lab-access

  View on GitHub
  Access bookkeeping for RISC-V Lab
  ☆21Oct 31, 2025Updated 3 months ago
• elliott10 / e1000-driver

  View on GitHub
  E1000 driver in Rust for the Intel 82540EP/EM Gigabit Ethernet.
  ☆18Aug 27, 2024Updated last year