kenter / OpenCL-FPGA-examples
☆17Updated 5 years ago
Alternatives and similar repositories for OpenCL-FPGA-examples:
Users that are interested in OpenCL-FPGA-examples are comparing it to the libraries listed below
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- HLS branch of Halide☆77Updated 6 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- ☆84Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- ☆80Updated last week
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- ☆40Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆34Updated 5 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Benchmarking Analysis of Vision Kernels on Embedded CPU, GPU and FPGA☆14Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Stencil with Optimized Dataflow Architecture☆15Updated 11 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆83Updated 3 weeks ago
- RISC-V GPGPU☆34Updated 4 years ago
- Virtual Platform for NVDLA☆141Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago