一个小型操作系统的学习与实现
☆10Feb 18, 2021Updated 5 years ago
Alternatives and similar repositories for ssxOS
Users that are interested in ssxOS are comparing it to the libraries listed below
Sorting:
- 使用 C++ 17 编写的高并发高性能网络库☆11Feb 17, 2021Updated 5 years ago
- 一个 Linux 用户态下的抢占式任务调度框架☆13Apr 19, 2021Updated 4 years ago
- 剧院票务管理系统 - 单机版☆12Jan 10, 2021Updated 5 years ago
- 常用开源库(muduo,云风coroutine库,epoll,go1.5.1)源码注释,尽量保证一直更新☆15Dec 6, 2020Updated 5 years ago
- ☆24May 19, 2022Updated 3 years ago
- A high-performance web server based on HTTP request implemented in C++.☆20Jan 5, 2021Updated 5 years ago
- A distributed lock service based on the Raft protocol. It provide coarse-grained locking as well as reliable storage for a loosely-couple…☆50Nov 5, 2020Updated 5 years ago
- ☆11May 31, 2016Updated 9 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆10Nov 26, 2020Updated 5 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- A timer module for Redis☆11Oct 16, 2019Updated 6 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Some tools to inject failure☆10Mar 7, 2018Updated 7 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- LaTeX 入门讲座资料☆10Sep 29, 2019Updated 6 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- 此项目基于Linux系统，采用分布式架构、MVC(mode-view-controller)框架，通过Nginx 负载均衡实现多个服务器集群，使用one loop per thread +thread pool模式，通过开源的libevent I/O框架库，采用非阻塞 IO…☆12May 4, 2022Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- 一套简单易学的专注页面交互逻辑的UI(deprecated)☆10Jan 2, 2018Updated 8 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- A Superset for AutoItScript☆11Sep 16, 2016Updated 9 years ago
- Wireless Industrial Condition Monitoring solution☆14Jan 17, 2025Updated last year
- 网上的许多爬虫都不适用于现在的知乎了，所以自己写了一个☆11Dec 22, 2018Updated 7 years ago
- Extremely fast uri parser suitable for embedded applications☆13Aug 4, 2017Updated 8 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- maria system, a way to serve git repo through ssh protocol like github☆44Jan 7, 2016Updated 10 years ago
- learn to make OS☆11Nov 21, 2020Updated 5 years ago