aliireza / CacheDirectorLinks
CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing
☆12Updated 6 years ago
Alternatives and similar repositories for CacheDirector
Users that are interested in CacheDirector are comparing it to the libraries listed below
Sorting:
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 6 years ago
- Memory System Microbenchmarks☆63Updated 2 years ago
- ☆30Updated 3 years ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆99Updated last year
- ☆36Updated last year
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆44Updated 2 weeks ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆21Updated 9 years ago
- ☆38Updated 3 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆27Updated 3 years ago
- A user level library for applications to transparently use Intel DSA.☆36Updated 2 weeks ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- ☆20Updated 5 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Benchmarks for locking algorithms as well as implementations of locking algorithms.☆24Updated 7 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated 9 months ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆16Updated 7 months ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆14Updated 5 years ago
- Tools to track memory accesses in applications and visualize the patterns to reveal opportunities for optimization.☆92Updated 10 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- ☆34Updated 3 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- This is a mirror of the official libpfm4 git repository, https://sourceforge.net/p/perfmon2/libpfm4/ci/master/tree/ with some local branc…☆64Updated 8 months ago
- Performance Counter Measurements at the cycle granularity☆18Updated 3 years ago
- DRAM Bank-Aware Kernel Memory Allocator☆42Updated 5 months ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆33Updated 3 years ago
- CERE: Codelet Extractor and REplayer☆40Updated last year