aliireza / CacheDirector
CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing
☆13Updated 5 years ago
Alternatives and similar repositories for CacheDirector:
Users that are interested in CacheDirector are comparing it to the libraries listed below
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 5 years ago
- ☆35Updated 9 months ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆14Updated 4 months ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- ☆31Updated 3 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆17Updated 4 years ago
- A user level library for applications to transparently use Intel DSA.☆34Updated 2 months ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 4 years ago
- A low-overhead tool to periodically collect system-wide hardware performance counters on Intel64 systems.☆33Updated 2 years ago
- ScalaCache: Scalable User-Space Page Cache Management with Software-Hardware Coordination (USENIX ATC'24)☆11Updated 8 months ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆41Updated 2 months ago
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆33Updated 6 months ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆11Updated 7 years ago
- ThyNVM: Transparent hybrid NonVolatile Memory (NOTE: This repo is not working yet. Please refer to the old version: https://github.com/ba…☆29Updated 7 years ago
- ☆24Updated 7 months ago
- Creating beautiful gem5 simulations☆47Updated 4 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆28Updated 6 months ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- CUDAAdvisor: a GPU profiling tool☆48Updated 6 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆96Updated 11 months ago
- ☆40Updated 7 years ago
- SST Architectural Simulation Components and Libraries☆95Updated this week
- ☆30Updated 7 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- A tool for measuring the cache-coherence latencies of a processor (i.e., the latencies of loads, stores, CAS, FAI, TAS, and SWAP).☆76Updated 3 years ago
- ☆18Updated 5 years ago
- ☆28Updated 2 years ago