aliireza / CacheDirector
CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing
☆12Updated 6 years ago
Alternatives and similar repositories for CacheDirector
Users that are interested in CacheDirector are comparing it to the libraries listed below
Sorting:
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40Updated 5 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- ☆36Updated 10 months ago
- ☆30Updated 3 years ago
- Collection of synchronization micro-benchmarks and traces from infrastructure applications☆41Updated last week
- A small library and kernel module for easy access to x86 performance monitor counters under Linux.☆96Updated last year
- Skyloft: A General High-Efficient Scheduling Framework in User Space (SOSP 2024)☆35Updated 7 months ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆18Updated 4 years ago
- ScalaCache: Scalable User-Space Page Cache Management with Software-Hardware Coordination (USENIX ATC'24)☆12Updated 9 months ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 4 years ago
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 6 years ago
- A user level library for applications to transparently use Intel DSA.☆34Updated last month
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- ☆31Updated 7 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆11Updated 7 years ago
- [MICRO'20] LENS: A Low-level NVRAM Profiler [USENIX Security'23] NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems☆14Updated 10 months ago
- USIMM: the Utah SImulated Memory Module☆22Updated 10 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 4 years ago
- A simulator of a memory controller designed for hybrid DRAM+NVM.☆18Updated 9 years ago
- Repo for OSDI 2023 paper: "Ship your Critical Section Not Your Data: Enabling Transparent Delegation with TCLocks"☆16Updated 6 months ago
- Fine-grained frequency and voltage transition tests☆20Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- ☆18Updated 5 years ago
- This is a mirror of the official libpfm4 git repository, https://sourceforge.net/p/perfmon2/libpfm4/ci/master/tree/ with some local branc…☆62Updated 6 months ago
- ☆24Updated 9 months ago
- Documentation and diagnostic utilities for running Linux perf on AMD hardware☆32Updated 4 years ago
- ☆42Updated 7 years ago
- Benchmarks for locking algorithms as well as implementations of locking algorithms.☆24Updated 7 years ago
- MAFIA: Multiple Application Framework for GPU architectures☆26Updated 3 years ago