Digilent / Genesys-ZULinks
☆11Updated 2 months ago
Alternatives and similar repositories for Genesys-ZU
Users that are interested in Genesys-ZU are comparing it to the libraries listed below
Sorting:
- Slides and material for Xilinx bootcamp☆22Updated 3 years ago
- This store contains Configurable Example Designs.☆46Updated 2 weeks ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- ☆15Updated 4 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 7 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆26Updated 2 weeks ago
- ☆45Updated 4 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 7 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆94Updated 2 weeks ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆41Updated 2 weeks ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated this week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ☆11Updated 2 years ago
- A simple three-stage RISC-V CPU☆23Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆69Updated 3 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆52Updated last year
- Drawio => VHDL and Verilog☆56Updated last year
- VHDL PCIe Transceiver☆28Updated 4 years ago