Digilent / Genesys-ZU

Related projects: ⓘ

• ATaylorCEngFIET / Xilinx_BootCamp
  Slides and material for Xilinx bootcamp
  ☆19Updated 3 years ago
• efard / DSPHDL
  ☆40Updated 6 months ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆52Updated last year
• suoto / fpga_cores
  ☆32Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆105Updated last month
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆39Updated 5 months ago
• ZipCPU / videozip
  A ZipCPU SoC for the Nexys Video board supporting video functionality
  ☆14Updated last week
• olofk / vidbo
  Virtual Development Board
  ☆57Updated 2 years ago
• chipsalliance / Cores-SweRV_fpga
  ☆39Updated 4 years ago
• ZipCPU / dbgbus
  A collection of debugging busses developed and presented at zipcpu.com
  ☆33Updated 8 months ago
• efabless / caravel_mgmt_soc_litex
  https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
  ☆24Updated last week
• tomverbeure / kv260_bringup
  Temporary repo to gather information about the Kria KV260 board
  ☆51Updated 3 years ago
• Digilent / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆11Updated 2 months ago
• aignacio / nox
  RISC-V Nox core
  ☆59Updated last month
• Digilent / digilent-vivado-scripts
  ☆62Updated 2 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆70Updated 2 weeks ago
• mattvenn / flipflop_demo
  Flip flop setup, hold & metastability explorer tool
  ☆31Updated last year
• westerndigitalcorporation / swerv_eh1_fpga
  FPGA reference design for the the Swerv EH1 Core
  ☆65Updated 4 years ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆45Updated 3 months ago
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆40Updated 2 weeks ago
• ZipCPU / s6soc
  CMod-S6 SoC
  ☆35Updated 6 years ago
• Xilinx / Xilinx_Kria_KV260_Workshop
  ☆39Updated 3 years ago
• mattvenn / magic-inverter
  an inverter drawn in magic with makefile to simulate
  ☆26Updated 2 years ago
• buttercutter / DDR
  A simple DDR3 memory controller
  ☆49Updated last year
• brightai-nl / BrightAI-Blackwire
  BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
  ☆44Updated last year
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆17Updated 3 months ago
• Xilinx / PYNQ-ZU
  PYNQ-ZU, XUP UltraScale+ MPSoC academic board
  ☆17Updated last week
• m-labs / VexRiscv-verilog
  Using VexRiscv without installing Scala
  ☆34Updated 2 years ago
• Architech-Silica / Designing-a-Custom-AXI-Slave-Peripheral
  A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools
  ☆39Updated 6 years ago
• andrewattwood / fuserisc
  Dual RISC-V DISC with integrated eFPGA
  ☆15Updated 2 years ago