Digilent / Genesys-ZULinks
☆11Updated 2 weeks ago
Alternatives and similar repositories for Genesys-ZU
Users that are interested in Genesys-ZU are comparing it to the libraries listed below
Sorting:
- PYNQ support and examples for Kria SOMs☆111Updated last year
- This store contains Configurable Example Designs.☆49Updated 2 weeks ago
- A series of CORDIC related projects☆111Updated 9 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆63Updated 10 months ago
- ☆69Updated last month
- PYNQ Composabe Overlays☆73Updated last year
- ☆28Updated 3 years ago
- A Python package to use FPGA development tools programmatically.☆138Updated 5 months ago
- Slides and material for Xilinx bootcamp☆22Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆44Updated 8 years ago
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆111Updated 3 years ago
- ☆144Updated last week
- Temporary repo to gather information about the Kria KV260 board☆72Updated 4 years ago
- Arduino compatible Risc-V Based SOC☆155Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ASIC implementation flow infrastructure☆95Updated last week
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆60Updated 5 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆101Updated 2 years ago
- ☆47Updated 4 years ago
- Xilinx Embedded Software (embeddedsw) Development☆12Updated 3 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 3 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆43Updated 9 months ago
- Python script to transform a VCD file to wavedrom format☆79Updated 3 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆55Updated last month
- ☆30Updated 2 weeks ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆81Updated last week
- A simple implementation of a UART modem in Verilog.☆154Updated 3 years ago