ChinaQMTECH / QMTECH_XC7A75T-100T-200T_Core_Board
☆13Updated last year
Alternatives and similar repositories for QMTECH_XC7A75T-100T-200T_Core_Board:
Users that are interested in QMTECH_XC7A75T-100T-200T_Core_Board are comparing it to the libraries listed below
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆21Updated 3 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- ☆15Updated 2 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆32Updated 9 months ago
- rtf8088☆10Updated 10 years ago
- A complete HDMI transmitter implementation in VHDL☆20Updated last week
- fpga i2c rtc oled based clock with alarm supports buzzer☆14Updated 3 years ago
- ☆31Updated 11 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆14Updated 2 years ago
- Simple fixed-cycle SDRAM Controller☆25Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆21Updated last year
- NESTang SDRAM controller and usage example for Tang Nano 20K☆37Updated 3 months ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆37Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Master-thesis-final☆18Updated last year
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆23Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- Portable HyperRAM controller☆51Updated last month
- A Verilog HDL model of the MOS 6502 CPU☆23Updated 3 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated this week
- Example Verilog code for Ulx3s☆40Updated 2 years ago