ESP8266 Xilinx Virtual Cable - wifi JTAG
☆41Apr 21, 2021Updated 5 years ago
Alternatives and similar repositories for esp-xvcd
Users that are interested in esp-xvcd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xilinx Virtual Cable Implementation based on ESP8266☆17Aug 25, 2021Updated 4 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆20Mar 7, 2022Updated 4 years ago
- ESP32/8266 Arduino as (X)SVF JTAG programmer☆50Nov 28, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Xilinx Virtual Cable implementation for ESP32☆39Jul 23, 2021Updated 4 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆127Mar 14, 2022Updated 4 years ago
- ESP8266 as wireless JTAG Programmer☆174Jun 2, 2018Updated 8 years ago
- Xilinx Virtual Cable Daemon☆128Mar 6, 2025Updated last year
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆33Aug 25, 2021Updated 4 years ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆47Aug 25, 2021Updated 4 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆277Jun 4, 2026Updated last week
- ☆18May 24, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- VGA Driver for RTL8710, RTL8711 and RTL8195 SoC☆16Dec 13, 2016Updated 9 years ago
- artix-7 PCIe dev board☆33Sep 27, 2017Updated 8 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- ☆96Jun 16, 2021Updated 5 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- Tang Nano 20K top level module for Dar's Vectrex☆11Nov 14, 2023Updated 2 years ago
- Buildroot config for EBAZ4205☆19Feb 18, 2021Updated 5 years ago
- MPU6050 interface for fpga☆11May 9, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A 5$ Xilinx ZYNQ development board.☆780May 15, 2021Updated 5 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆136Aug 26, 2021Updated 4 years ago
- SpaceVNX (VITA 74.4) carrier based on Zynq-7000.☆15Jan 8, 2023Updated 3 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 6 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆110Dec 4, 2019Updated 6 years ago
- Blueberry PI. Allwinner V3s, RGB or LVDS screen, 3pcs sot23-5/sot23-6 step-downs or AXP203 or EA3036 power. resistive or capasitive touch…☆21Dec 5, 2020Updated 5 years ago
- A magnet u-joint arms and effector for the Rostock delta 3d printer.☆20May 31, 2013Updated 13 years ago
- This project run on windows to display CPU usage , memory Usage , diskinfo on stm32 LCD screen☆13Jan 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆81Mar 22, 2017Updated 9 years ago
- JESD204B core for Migen/MiSoC☆36May 5, 2021Updated 5 years ago
- Docs of W600☆24Sep 16, 2019Updated 6 years ago
- A fast, parametrized Mandelbrot generator written in SystemVerilog.☆15Sep 22, 2023Updated 2 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- simple DSO over Wi-Fi☆116Oct 28, 2016Updated 9 years ago