Documenting the Xilinx 7-series bit-stream format.
☆17Nov 3, 2026Updated this week
Alternatives and similar repositories for prjxray
Users that are interested in prjxray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo projects for various Kintex FPGA boards☆73Updated this week
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆30Jul 10, 2024Updated 2 years ago
- Archived - development continues at openXC7/nextpnr☆71Sep 25, 2026Updated last month
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆124Updated this week
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Apr 25, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- Space Invaders in Verilog for the iCE40 H1K☆18Feb 15, 2024Updated 2 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 9 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- Acorn Atom implementation for the Ice40 (myStorm BlackIce)☆17Jun 1, 2019Updated 7 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- ☆45Jan 5, 2023Updated 3 years ago
- animate an SVG with a VCD file☆13Aug 3, 2022Updated 4 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- XT-like PC written in SystemVerilog☆14Nov 23, 2022Updated 3 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- Miscellaneous stuff related to the EBAZ4205.☆11Mar 20, 2023Updated 3 years ago
- ☆12Nov 9, 2025Updated last year
- A mixed signal netlist language (pre-alpha)☆63Aug 20, 2018Updated 8 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 9 years ago
- Squad Server Management Script Framework☆13May 15, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆38Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 5 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆43Nov 5, 2024Updated 2 years ago
- PCB for ULX4M FPGA R&D board☆64Apr 4, 2025Updated last year
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- A fast, parametrized Mandelbrot generator written in SystemVerilog.☆15Sep 22, 2023Updated 3 years ago
Are these results useful?