Software generation for Bare-metal RISC-V + NVDLA SoC
☆13Sep 5, 2025Updated last year
Alternatives and similar repositories for riscv-nvdla-sw
Users that are interested in riscv-nvdla-sw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- ☆21Jan 13, 2026Updated 9 months ago
- A complete cocotb + VCS + Verdi + Vivado verification environment☆10Nov 25, 2025Updated 11 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple Arduino-based RC car with Bluetooth connectivity, it also comes with an Android joystick mobile application☆12Apr 17, 2017Updated 9 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆26Apr 25, 2025Updated last year
- ☆14Sep 22, 2026Updated last month
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆12Jul 1, 2019Updated 7 years ago
- Tensor computing core☆15Jul 8, 2026Updated 4 months ago
- ☆21Jun 10, 2026Updated 4 months ago
- ☆19Oct 5, 2026Updated last month
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆34May 26, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆14Aug 24, 2026Updated 2 months ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- ☆38Oct 5, 2026Updated last month
- ☆24Nov 26, 2020Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆46Jan 6, 2023Updated 3 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- ☆27Updated this week
- Zircon Kernel, Core Drivers, and Services☆37Dec 31, 2019Updated 6 years ago
- ☆11Aug 11, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Jan 2, 2024Updated 2 years ago
- ☆10Feb 3, 2025Updated last year
- ☆12Jul 22, 2022Updated 4 years ago
- ☆30Feb 28, 2026Updated 8 months ago
- Zero Board Computer semihosting device reference implementation☆11Jun 13, 2026Updated 4 months ago
- ☆36Oct 28, 2026Updated last week
- Multi-User Tmux Made Easy☆10Dec 30, 2020Updated 5 years ago
- Small High efficiency PCB Motor☆12May 7, 2026Updated 6 months ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆36Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Inference Llama3.2 1B/3B base/instruct models in 1 file of pure C☆24Jul 22, 2025Updated last year
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆26Updated this week
- Synthetic asset smart contract for the Liquid network☆10Feb 24, 2022Updated 4 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- ☆11Sep 25, 2026Updated last month
- An RTL-level, Chipyard-compatible DRAM simulator model for high fidelity memory simulations.☆13Jan 4, 2026Updated 10 months ago
Are these results useful?