This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add this design to VTR to serve as a benchmark for FPGA architecture exploration.
☆15Jul 17, 2022Updated 4 years ago
Alternatives and similar repositories for tpu_like_design
Users that are interested in tpu_like_design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Apr 16, 2022Updated 4 years ago
- Generate Synthetic Benchmarks for FPGA Research☆10Aug 16, 2022Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 10 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Apr 24, 2023Updated 3 years ago
- Embedding billion-scale networks accurately in one hour (TKDE paper 2023)☆11Sep 26, 2023Updated 3 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆23Mar 20, 2025Updated last year
- ☆21Jun 25, 2025Updated last year
- Template for project1 TPU☆23May 1, 2021Updated 5 years ago
- ☆13Feb 9, 2023Updated 3 years ago
- ☆16Sep 17, 2026Updated last month
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- git presentaion for APT subject CMP26 - 2024☆13Apr 25, 2024Updated 2 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆28Jul 4, 2019Updated 7 years ago
- ☆45Sep 13, 2024Updated 2 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- 433mhz OOK RF stuff for Arduino☆12Mar 17, 2020Updated 6 years ago
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- A C module to decode raw GPS NMEA data☆11Sep 1, 2018Updated 8 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- Vision & A.I Study kakao open-chat information page☆11May 13, 2024Updated 2 years ago
- ☆19May 21, 2026Updated 5 months ago
- 实现带有BD（Buffer Description缓存描述符）的四通道DMA控制器设计，每个通道包括配置寄存器模块，源端控制模 块，缓存模块和目的端控制模块☆12Sep 12, 2023Updated 3 years ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆25Updated this week
- ☆13Updated this week
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- The Numato Opsis board is the first fully open source HDMI2USB board.☆13Sep 8, 2015Updated 11 years ago
- Mirror of Ngspice - automatically updated on a daily basis☆25Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Courses_in_ML_DL5☆14Nov 6, 2022Updated 4 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆16Jul 7, 2026Updated 4 months ago
- Archives of SystemC from The Ground Up Book Exercises☆36Nov 14, 2022Updated 3 years ago
- Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project☆16Mar 9, 2020Updated 6 years ago
- 3×3脉动阵列乘法器☆50Sep 18, 2019Updated 7 years ago
- Multiview variant of Pointpillars. Contains Pytorch reimplementation of Pillar-od.☆14Jan 15, 2021Updated 5 years ago
- Official code for "Flatten Graphs as Sequences: Transformers are scalable graph generators" (NeurIPS 2025)☆18Oct 17, 2025Updated last year
Are these results useful?