no2fpga / no2e1Links
Nitro E1 FPGA core
☆13Updated last year
Alternatives and similar repositories for no2e1
Users that are interested in no2e1 are comparing it to the libraries listed below
Sorting:
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- ☆63Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA☆14Updated 2 months ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆49Updated 11 months ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- 妖刀夢渡☆63Updated 6 years ago
- I want to learn [n]Migen.☆44Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- All Digital Radio Platform written in nmigen targeting FPGAs (for now)☆81Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- cocotb extension for nMigen☆17Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆32Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- ☆44Updated 9 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago