no2fpga / no2e1Links
Nitro E1 FPGA core
☆13Updated last year
Alternatives and similar repositories for no2e1
Users that are interested in no2e1 are comparing it to the libraries listed below
Sorting:
- ☆64Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 8 months ago
- A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA☆13Updated 8 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- The open-source Zynq 7000 BSP generator for openXC7☆43Updated 8 months ago
- Low-cost ECP5 FPGA development board☆79Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- 妖刀夢渡☆60Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆42Updated last year
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆105Updated 2 years ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- ice40 USB Analyzer☆58Updated 5 years ago
- Chip support package for Cypress EZ-USB FX2 series microcontrollers☆81Updated 7 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- ☆16Updated 3 years ago
- ☆23Updated 3 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆23Updated last week
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆32Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 3 months ago