no2fpga / no2e1Links
Nitro E1 FPGA core
☆13Updated last year
Alternatives and similar repositories for no2e1
Users that are interested in no2e1 are comparing it to the libraries listed below
Sorting:
- cocotb extension for nMigen☆17Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- A small but extremely fast safe USB DFU bootloader for both microcontroller and FPGA☆14Updated last month
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Take control of your Colorlight FPGA board with LiteX/LiteEth :)☆108Updated 2 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- ☆63Updated 5 years ago
- Board definitions for Amaranth HDL☆121Updated 2 months ago
- Nitro USB FPGA core☆86Updated last year
- I want to learn [n]Migen.☆42Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- 妖刀夢渡☆63Updated 6 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆41Updated 4 years ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- ☆44Updated 7 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆46Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- Cyclone V bitstream reverse-engineering project☆124Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago