no2fpga / no2e1
Nitro E1 FPGA core
☆13Updated 10 months ago
Alternatives and similar repositories for no2e1:
Users that are interested in no2e1 are comparing it to the libraries listed below
- ☆63Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last week
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated 2 months ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- ☆22Updated last year
- Open source Logic Analyzer based on LiteX SoC☆24Updated 2 months ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- ☆43Updated 11 months ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- LiteX LUNA USB stack integration☆14Updated 2 years ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆22Updated 4 years ago
- IO expansion board compatible with Digilent Arty A7☆10Updated last year
- Misc iCE40 specific cores☆14Updated 2 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆20Updated this week
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year