douggilliland / Design_A_CPULinks
Design a CPU in VHDL
☆11Updated 3 years ago
Alternatives and similar repositories for Design_A_CPU
Users that are interested in Design_A_CPU are comparing it to the libraries listed below
Sorting:
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Very compact (8KB) embedded x86 BIOS for FPGA/emulators/386EX☆17Updated 3 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- A flexible, simple, yet powerful FPGA development board.☆17Updated 7 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆12Updated 4 years ago
- Simple fixed-cycle SDRAM Controller☆27Updated 5 years ago
- FPGA Games Gathered from GitHub in one place☆20Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Updated 10 years ago
- PS2 interface☆19Updated 7 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- Board definition files and initial example programs☆13Updated 3 years ago
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆14Updated last year
- rtf8088☆10Updated 10 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆16Updated 2 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆17Updated 5 months ago
- ☆26Updated 5 years ago
- ☆17Updated 3 years ago
- Ice40 open source HDMI examples on BlackIce II☆11Updated 3 years ago
- crap-o-scope scope implementation for icestick☆20Updated 7 years ago
- Mega/Xmega soft core RTL design.☆11Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- The DDR Test Firmware for LicheeTang20K.☆16Updated 2 years ago
- ☆14Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago