douggilliland / Design_A_CPU
Design a CPU in VHDL
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Design_A_CPU
- FPGA Games Gathered from GitHub in one place☆17Updated 2 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 3 years ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆15Updated 11 months ago
- PS2 interface☆17Updated 6 years ago
- Board definition files and initial example programs☆11Updated 3 years ago
- VGA-compatible text mode functionality☆13Updated 4 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 2 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- Ice40 open source HDMI examples on BlackIce II☆10Updated 2 years ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆29Updated 6 months ago
- A flexible, simple, yet powerful FPGA development board.☆15Updated 6 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Updated 10 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆46Updated last year
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆14Updated last year
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Very compact (8KB) embedded x86 BIOS for FPGA/emulators/386EX☆16Updated 2 years ago
- ice40 UltraPlus demos☆23Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- Simple fixed-cycle SDRAM Controller☆25Updated 4 years ago
- Mega/Xmega soft core RTL design.☆11Updated 4 years ago
- open-source electronics prototyping platform☆27Updated 7 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 4 years ago
- Code examples for Sipeed Tang Nano 9K FPGA board including HDMI 720p and PSRAM controller usage.☆14Updated 2 years ago