nandland / getting-started-with-fpgasLinks
Verilog and VHDL for book
☆108Updated last year
Alternatives and similar repositories for getting-started-with-fpgas
Users that are interested in getting-started-with-fpgas are comparing it to the libraries listed below
Sorting:
- Learn FPGA Programming, published by Packt☆193Updated last year
- Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt☆102Updated 6 months ago
- ☆184Updated 3 years ago
- All code found on nandland is here. underconstruction.gif☆348Updated 3 years ago
- ☆106Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆149Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆54Updated last year
- Submission template for Tiny Tapeout 10 - Verilog HDL Projects☆25Updated 3 months ago
- ☆73Updated last year
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆141Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated last week
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆36Updated 6 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆129Updated 4 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆158Updated last year
- 🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …☆111Updated 3 years ago
- RISC-V CPU for OpenFPGAs, in Icestudio☆94Updated last year
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq tutorials, ready to copy and paste.☆63Updated 3 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆96Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- Communication framework for RTL simulation and emulation.☆301Updated this week
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆80Updated last year
- Example LED blinking project for your FPGA dev board of choice☆184Updated last month
- Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.☆270Updated 6 months ago
- ☆350Updated 2 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆112Updated last year
- Examples for the Lushay Labs tang nano 9k series☆119Updated last year
- ☆13Updated 10 months ago
- VHDL course at Brno University of Technology☆119Updated 5 months ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week