Alternatives and similar repositories for getting-started-with-fpgas:

Users that are interested in getting-started-with-fpgas are comparing it to the libraries listed below

• HDLForBeginners / Toolbox
  ☆63Updated 6 months ago
• PacktPublishing / The-FPGA-Programming-Handbook-Second-Edition
  Code Repository for The FPGA Programming Handbook Second Edition, Published by Packt
  ☆67Updated this week
• HDLForBeginners / Examples
  ☆86Updated last year
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆43Updated last year
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆58Updated 2 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆50Updated last year
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆120Updated 3 years ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆94Updated 6 months ago
• Kobzon86 / Convolutional-Neural-Network-using-SystemVerilog
  Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )
  ☆56Updated 3 months ago
• efard / DSPHDL
  ☆40Updated 11 months ago
• jogeshsingh / Learning-about-FPGA-DESIGN-
  This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …
  ☆32Updated 2 weeks ago
• nand2mario / usb_hid_host
  A compact USB HID host FPGA core supporting keyboards, mice and gamepads.
  ☆117Updated 6 months ago
• colognechip / gatemate_ila
  The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …
  ☆49Updated last month
• sifferman / fusesoc_template
  Example of how to get started with olofk/fusesoc.
  ☆16Updated 3 years ago
• icebreaker-fpga / icebreaker-verilog-examples
  This repository contains small example designs that can be used with the open source icestorm flow.
  ☆143Updated 3 years ago
• fpgacademy / DESim
  ☆42Updated this week
• ash-olakangal / RISC-V-Processor
  Verilog implementation of multi-stage 32-bit RISC-V processor
  ☆88Updated 4 years ago
• salcanmor / SRAM-tester-for-Cmod-A7-35T
  Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T
  ☆18Updated 6 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆168Updated 2 months ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆53Updated last year
• Obijuan / RISC-V-FPGA
  RISC-V CPU for OpenFPGAs, in Icestudio
  ☆89Updated 8 months ago
• PacktPublishing / Learn-FPGA-Programming
  Learn FPGA Programming, published by Packt
  ☆185Updated 8 months ago
• arm-university / Introduction-to-SoC-Design-Education-Kit
  Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…
  ☆118Updated 6 months ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆73Updated this week
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆71Updated last year
• Digilent / Pmod-I2S2
  ☆42Updated last year
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆87Updated 5 months ago
• Manish4403 / RISC_V_with_ICACHE
  ☆12Updated 2 months ago
• simonmonk / prog_fpgas
  The repository for the Verilog code examples and ISE projects that accompany the book Programming FPGAs: Getting Started with Verilog.
  ☆63Updated 7 years ago
• georgeyhere / Toast-RV32i
  Pipelined RISC-V RV32I Core in Verilog
  ☆38Updated last year