Alternatives and similar repositories for rsyocto

Users that are interested in rsyocto are comparing it to the libraries listed below

• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆197Updated last week
• robertofem / CycloneVSoC-examples
  Examples using the Cyclone V SoC chip
  ☆112Updated 6 years ago
• HDLForBeginners / Examples
  ☆119Updated 2 years ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆153Updated 2 months ago
• slaclab / ruckus
  FPGA and Digital ASIC Build System
  ☆81Updated this week
• esynr3z / corsair
  Control and Status Register map generator for HDL projects
  ☆130Updated 8 months ago
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆70Updated 2 months ago
• Avnet / hdl
  ☆114Updated 10 months ago
• jakubcabal / spi-fpga
  SPI master and SPI slave for FPGA written in VHDL
  ☆180Updated 4 years ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆283Updated last year
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆449Updated this week
• alexforencich / verilog-dsp
  Verilog digital signal processing components
  ☆170Updated 3 years ago
• yol / ethernet_mac
  Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL
  ☆177Updated 2 years ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆115Updated this week
• ZipCPU / dspfilters
  A collection of demonstration digital filters
  ☆166Updated 2 years ago
• ikwzm / FPGA-SoC-Linux
  FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…
  ☆168Updated 3 months ago
• hdl-registers / hdl-registers
  An open-source HDL register code generator fast enough to run in real time.
  ☆82Updated last week
• kevinpt / symbolator
  HDL symbol generator
  ☆201Updated 3 years ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆171Updated 4 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆233Updated last week
• Xilinx / Embedded-Design-Tutorials
  ☆158Updated last month
• Digilent / digilent-vivado-scripts
  ☆70Updated 6 months ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆193Updated 2 years ago
• OVGN / OpenHBMC
  Open-source high performance AXI4-based HyperRAM memory controller
  ☆82Updated 3 years ago
• cambridgehackers / fpgamake
  Generates Makefiles to synthesize, place, and route verilog using Vivado
  ☆97Updated 3 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆61Updated 2 years ago
• ultraembedded / core_ft60x_axi
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆97Updated 5 years ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆121Updated last year
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆202Updated 7 years ago
• ZipCPU / dblclockfft
  A configurable C++ generator of pipelined Verilog FFT cores
  ☆254Updated last year