π€ SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone V & Arria 10)
β121Oct 18, 2021Updated 4 years ago
Alternatives and similar repositories for rsyocto
Users that are interested in rsyocto are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yocto Project BSP meta-layer for Intel (ALTERA) SoC-FPGAs (SoCFPGA) - with step by step guideβ27Sep 11, 2025Updated last year
- Demonstration how to build a Management Web interface to interact with the FPGA fabric and change the FPGA configuration with the Django β¦β12Jun 27, 2021Updated 5 years ago
- SoCFPGA: Mapping HPS Peripherals, like IΒ²C or CAN, over the FPGA fabric to FPGA I/O and using embedded Linux to control them (Intel Cyclβ¦β40Jun 9, 2021Updated 5 years ago
- Absolute beginner's guide to the de10-nanoβ273Sep 6, 2026Updated 3 weeks ago
- Examples using the Cyclone V SoC chipβ116May 22, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean β’ AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Script to create a Bitbake recipe for Python pip (PyPI) Packages to be embedded within the Yocto Projectβ64Nov 5, 2022Updated 3 years ago
- Old Altera BSP layer for OpenEmbedded/Yocto Project ( please use https://github.com/altera-opensource/meta-intel-fpga-refdes)β49Jun 7, 2023Updated 3 years ago
- FreeRTOS with LwIP integration in the Nios II EDSβ20Jan 30, 2016Updated 10 years ago
- Processor-FPGA transfer rate measurements in CycloneV-SoCβ15Nov 23, 2018Updated 7 years ago
- DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobelβ¦β96Nov 7, 2020Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design conβ¦β115Jun 27, 2018Updated 8 years ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the Aβ¦β12Aug 18, 2025Updated last year
- β45Aug 4, 2022Updated 4 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.β45Apr 11, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean β’ AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- NIOSDuino - Arduino framework running on NIOS IIβ17Apr 14, 2024Updated 2 years ago
- An example of how to use Avalon interrupts on the Cyclone V FPGAβ14May 25, 2014Updated 12 years ago
- Lattice ice40 up5k Raspberry Pi hat designed for using the secondary memory interface (SMI)β16Nov 11, 2020Updated 5 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced β¦β20Aug 18, 2025Updated last year
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)β11Updated this week
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flowβ93Mar 9, 2026Updated 6 months ago
- Network Development Kit (NDK) for FPGA cards with example applicationβ99Updated this week
- β41Jan 23, 2024Updated 2 years ago
- Virtual development board for HDL designβ44Mar 31, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An example of a simple bare-metal application for the ARM Cortex A9 processor (Altera Cyclone V HPS)β12May 14, 2020Updated 6 years ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)β12Jul 29, 2020Updated 6 years ago
- β22Mar 30, 2023Updated 3 years ago
- β18May 24, 2021Updated 5 years ago
- β12Sep 18, 2023Updated 3 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDLβ56Aug 5, 2018Updated 8 years ago
- USB Type-C Power Delivery Board featuring the STUSB4500 ICβ16Mar 16, 2019Updated 7 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.β13Nov 24, 2017Updated 8 years ago
- Code generation tool for control and status registersβ471Sep 11, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform β’ AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A utility for Composing FPGA designs from Peripheralsβ193Aug 31, 2026Updated 3 weeks ago
- β14Jun 22, 2022Updated 4 years ago
- Hot & Spicy tool suiteβ23Jan 4, 2022Updated 4 years ago
- Quartus Lite dockerβ38Sep 26, 2020Updated 6 years ago
- Code from the book "FreeBSD Device Drivers: A Guide for the Intrepid"β12Oct 10, 2016Updated 9 years ago
- GAIA Processorβ28Mar 21, 2015Updated 11 years ago
- IP Catalog for Raptor.β18Dec 6, 2024Updated last year