muneeb-mbytes / pulpino__spi_master__ip_verificationLinks
To verify the SPI Master IP using the APB and SPI AVIPs
☆20Updated 3 years ago
Alternatives and similar repositories for pulpino__spi_master__ip_verification
Users that are interested in pulpino__spi_master__ip_verification are comparing it to the libraries listed below
Sorting:
- ☆9Updated 2 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- ☆13Updated 3 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆52Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- UVM AHB VIP☆86Updated 7 months ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- ☆22Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆92Updated 2 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆41Updated 5 years ago
- ☆40Updated last year
- AXI Interconnect☆50Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 5 years ago
- I2C Accelerated VIP☆14Updated 6 months ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 4 years ago
- UART Accelerated VIP☆13Updated 2 years ago
- ☆16Updated last month
- Sample UVM code for axi ram dut☆35Updated 3 years ago
- Maven Silicon Project☆19Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆30Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- UVM Generator☆46Updated last year
- SystemVerilog UVM testbench example☆33Updated last year
- ahb scram controller, design and verification☆27Updated 7 years ago
- Novel GUI Based UVM Testbench Template Builder☆140Updated 4 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- VIP for AXI Protocol☆139Updated 3 years ago