To verify the SPI Master IP using the APB and SPI AVIPs
☆22Apr 21, 2022Updated 4 years ago
Alternatives and similar repositories for pulpino__spi_master__ip_verification
Users that are interested in pulpino__spi_master__ip_verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI protocol Accelerated VIP☆27Apr 21, 2022Updated 4 years ago
- ABP Accelerated VIP☆22Jan 9, 2023Updated 3 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 3 years ago
- UART Accelerated VIP☆13Aug 10, 2022Updated 3 years ago
- I2C Accelerated VIP☆14Dec 26, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- ☆49Jan 23, 2026Updated 4 months ago
- This course walks you through the Linux OS commands and usage.☆21Sep 26, 2022Updated 3 years ago
- Verification IP for UART protocol☆25Aug 3, 2020Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- ☆18Jun 2, 2025Updated 11 months ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆49Jun 19, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- UVM examples and projects☆161Jun 28, 2025Updated 11 months ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- Modern Hardware/Software Interface (HSI) Documentation☆26Mar 14, 2023Updated 3 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- ☆51Nov 3, 2023Updated 2 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17May 21, 2026Updated last week
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆11Dec 9, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Jul 4, 2020Updated 5 years ago
- simulating connection of micro processor and accelerator on a bus context with systemc language☆17Jul 22, 2018Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆19Jun 24, 2021Updated 4 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 6 years ago
- Simple UART transmitter and receiver☆31Jun 11, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Signal/Image processing techniques applied to subsurface data☆15May 8, 2021Updated 5 years ago
- 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。☆25Oct 9, 2020Updated 5 years ago
- A RISC-V system simulator with VGA, UART, memory, and JTAG debugging, interconnected with SystemC/TLM, designed with operating systems an…☆16Apr 21, 2020Updated 6 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 5 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆87Oct 2, 2019Updated 6 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago