To verify the SPI Master IP using the APB and SPI AVIPs
☆20Apr 21, 2022Updated 3 years ago
Alternatives and similar repositories for pulpino__spi_master__ip_verification
Users that are interested in pulpino__spi_master__ip_verification are comparing it to the libraries listed below
Sorting:
- SPI protocol Accelerated VIP☆24Apr 21, 2022Updated 3 years ago
- ABP Accelerated VIP☆22Jan 9, 2023Updated 3 years ago
- UART Accelerated VIP☆13Aug 10, 2022Updated 3 years ago
- ☆42Jan 23, 2026Updated last month
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- ☆18Jun 2, 2025Updated 9 months ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- Modern Hardware/Software Interface (HSI) Documentation☆26Mar 14, 2023Updated 2 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- Generate UVM testbench framework template files with Python 3☆27Dec 23, 2019Updated 6 years ago
- AHB to APB Bridge VIP☆31Mar 4, 2019Updated 7 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- Simple Python script to download the entirety of Wikipedia on a weekly basis.☆14May 2, 2025Updated 10 months ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Automatically take screenshots of comments!☆10Jan 30, 2022Updated 4 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- ☆48Nov 3, 2023Updated 2 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆52Jul 4, 2020Updated 5 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆22Sep 4, 2025Updated 6 months ago
- ☆16May 10, 2019Updated 6 years ago
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated 3 weeks ago
- ☆14Jul 5, 2019Updated 6 years ago
- Web application to record speech for an open data set☆13Apr 6, 2021Updated 4 years ago
- ☆13Apr 24, 2022Updated 3 years ago
- Bus Pirate 5 Hardware Documentation☆13May 28, 2025Updated 9 months ago
- imported from https://dangerous-prototypes-open-hardware.googlecode.com/svn/branches/pyBusPirate☆15Jul 24, 2020Updated 5 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago
- Functional Safety according to ISO26262☆15May 28, 2018Updated 7 years ago
- SystemC Design of a Master/Slave I2C Bus☆18Aug 14, 2015Updated 10 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- ☆15Jul 30, 2021Updated 4 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago