Simple UART transmitter and receiver
☆31Jun 11, 2019Updated 6 years ago
Alternatives and similar repositories for SystemVerilog-UART
Users that are interested in SystemVerilog-UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆38Feb 6, 2019Updated 7 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- This is a detailed SystemVerilog course☆155Mar 4, 2025Updated last year
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆46Aug 18, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆49Jun 19, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆38May 1, 2022Updated 4 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 5 months ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆18Aug 3, 2021Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 4 months ago
- RISC-V Ibex core with Wishbone B4 interface☆22May 14, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆208Apr 23, 2017Updated 9 years ago
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Repository for system verilog labs from cadence☆15Feb 9, 2020Updated 6 years ago
- This is a basic project that takes video stream from OV7670 camera and displays via VGA on Artix7 FPGA.☆15Oct 25, 2018Updated 7 years ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 11 months ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆29Sep 19, 2023Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆23Apr 24, 2026Updated last month
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- ☆12May 16, 2026Updated last week
- ☆26Aug 10, 2023Updated 2 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python-based domain-specific language for computational magnetism.☆13Updated this week
- An uvm verification env for ahb2apb bridge☆59Apr 9, 2021Updated 5 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆26Mar 8, 2026Updated 2 months ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆40Jun 24, 2020Updated 5 years ago
- A simple and efficient TCP/UDP port forwarder☆19Oct 24, 2024Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago