Simple UART transmitter and receiver
☆30Jun 11, 2019Updated 6 years ago
Alternatives and similar repositories for SystemVerilog-UART
Users that are interested in SystemVerilog-UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆36Feb 6, 2019Updated 7 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- This is a detailed SystemVerilog course☆144Mar 4, 2025Updated last year
- SystemVerilog examples for a digital design course☆13Mar 30, 2021Updated 5 years ago
- UVM and System Verilog Manuals☆55Feb 11, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- DDR4 Simulation Project in System Verilog☆46Aug 18, 2014Updated 11 years ago
- Must-have verilog systemverilog modules☆37May 1, 2022Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 3 months ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- A RISC-V processor in system verilog☆12Jul 9, 2020Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆12Oct 8, 2017Updated 8 years ago
- RISC-V Ibex core with Wishbone B4 interface☆21Apr 27, 2025Updated 11 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆207Apr 23, 2017Updated 8 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Repository for system verilog labs from cadence☆15Feb 9, 2020Updated 6 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆22Sep 19, 2023Updated 2 years ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 9 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆21May 13, 2025Updated 10 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- ☆25Aug 10, 2023Updated 2 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Python-based domain-specific language for computational magnetism.☆13Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- An uvm verification env for ahb2apb bridge☆57Apr 9, 2021Updated 4 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated 3 weeks ago
- A simple and efficient TCP/UDP port forwarder☆18Oct 24, 2024Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Updated this week
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆39Jun 24, 2020Updated 5 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆21Apr 21, 2022Updated 3 years ago
- Redis Module for MTA:SA-Server☆10Sep 14, 2019Updated 6 years ago