muneeb-mbytes / uart_avipLinks
UART Accelerated VIP
☆13Updated 3 years ago
Alternatives and similar repositories for uart_avip
Users that are interested in uart_avip are comparing it to the libraries listed below
Sorting:
- I2C Accelerated VIP☆14Updated 9 months ago
- This course walks you through the Linux OS commands and usage.☆19Updated 3 years ago
- Maven Silicon Project☆19Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆98Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Verification IP for APB protocol☆70Updated 4 years ago
- Verification IP for APB protocol☆29Updated 5 years ago
- Development of AXI4 Accelerated VIP☆31Updated 2 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆45Updated 5 years ago
- SPI protocol Accelerated VIP☆24Updated 3 years ago
- ☆10Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆16Updated 9 months ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Updated last year
- Verification IP for I2C protocol☆49Updated 4 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆51Updated 5 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- General Purpose I/O agent written in UVM☆18Updated 8 years ago
- UVM AHB VIP☆87Updated last month
- System Verilog using Functional Verification☆12Updated last year
- generate UVM testbench using python☆28Updated 7 years ago
- ☆23Updated 4 years ago
- UVM VIP architecture generator☆20Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆36Updated last year
- ☆49Updated 4 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 5 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆20Updated 3 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year