SPI protocol Accelerated VIP
☆27Apr 21, 2022Updated 4 years ago
Alternatives and similar repositories for spi_avip
Users that are interested in spi_avip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I2C Accelerated VIP☆14Dec 26, 2024Updated last year
- UART Accelerated VIP☆13Aug 10, 2022Updated 3 years ago
- ABP Accelerated VIP☆22Jan 9, 2023Updated 3 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 3 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆49Jan 23, 2026Updated 5 months ago
- ☆18Jun 2, 2025Updated last year
- This course walks you through the Linux OS commands and usage.☆21Sep 26, 2022Updated 3 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 5 years ago
- ☆17Jan 7, 2023Updated 3 years ago
- Exercise test framework for Regular Expression tutorial☆11Mar 29, 2018Updated 8 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆18Dec 12, 2025Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- Verification IP project for I3C protocol☆28May 28, 2026Updated last month
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- Regular expressions: concepts implemented in python.☆21Oct 23, 2019Updated 6 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆11Dec 9, 2023Updated 2 years ago
- ☆26May 31, 2021Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆49Jun 19, 2020Updated 6 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 7 months ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆55Aug 5, 2018Updated 7 years ago
- UVM Verification IP to uart2bus IP.☆25Mar 7, 2022Updated 4 years ago
- UVM interactive debug library☆36Feb 28, 2026Updated 4 months ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz☆31Dec 5, 2018Updated 7 years ago
- SystemRDL 2.0 language compiler front-end☆280Apr 10, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆82Jan 2, 2021Updated 5 years ago
- ☆51Nov 3, 2023Updated 2 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆636Dec 24, 2021Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆300May 18, 2022Updated 4 years ago
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- A collection of license features from a varity of EDA vendors☆92Apr 29, 2026Updated 2 months ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago