muneeb-mbytes / spi_avipLinks
SPI protocol Accelerated VIP
☆24Updated 3 years ago
Alternatives and similar repositories for spi_avip
Users that are interested in spi_avip are comparing it to the libraries listed below
Sorting:
- I2C Accelerated VIP☆14Updated 9 months ago
- UART Accelerated VIP☆13Updated 3 years ago
- UVM AHB VIP☆87Updated last week
- UVM examples and projects☆145Updated 2 months ago
- UVM Verification IP to uart2bus IP.☆23Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆98Updated 2 years ago
- Verification IP for I2C protocol☆48Updated 4 years ago
- This course walks you through the Linux OS commands and usage.☆19Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆143Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- ☆43Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆127Updated 7 years ago
- VIP for AXI Protocol☆150Updated 3 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆16Updated 9 months ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆45Updated 5 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆50Updated 5 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- Verification IP for APB protocol☆69Updated 4 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆32Updated 5 years ago
- UVM Generator☆47Updated last year
- Development of AXI4 Accelerated VIP☆31Updated 2 years ago
- ☆23Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆148Updated 7 years ago
- Yet Another Simulation Architecture☆75Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆107Updated 8 months ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆199Updated 8 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆33Updated last year
- amba3 apb/axi vip☆51Updated 10 years ago
- UART design in SV and verification using UVM and SV☆49Updated 5 years ago