SPI protocol Accelerated VIP
☆27Apr 21, 2022Updated 4 years ago
Alternatives and similar repositories for spi_avip
Users that are interested in spi_avip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- I2C Accelerated VIP☆14Dec 26, 2024Updated last year
- UART Accelerated VIP☆13Aug 10, 2022Updated 3 years ago
- ABP Accelerated VIP☆22Jan 9, 2023Updated 3 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 3 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆22Apr 21, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- This course walks you through the Linux OS commands and usage.☆21Sep 26, 2022Updated 3 years ago
- Verification IP for UART protocol☆25Aug 3, 2020Updated 5 years ago
- ☆17Jan 7, 2023Updated 3 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- Structured UVM Course☆75Jan 4, 2024Updated 2 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- A python project to automatically generate the UVM testbench document.☆21Feb 27, 2024Updated 2 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆26May 31, 2021Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- This is a detailed SystemVerilog course☆162Mar 4, 2025Updated last year
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆18Jul 14, 2026Updated last week
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆50Jun 19, 2020Updated 6 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Generate UVM register model from compiled SystemRDL input☆61Nov 25, 2025Updated 7 months ago
- Modern Hardware/Software Interface (HSI) Documentation☆26Mar 14, 2023Updated 3 years ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UVM Verification IP to uart2bus IP.☆25Mar 7, 2022Updated 4 years ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆55Aug 5, 2018Updated 7 years ago
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- SystemVerilog FSM generator☆39May 10, 2026Updated 2 months ago
- UVM interactive debug library☆36Feb 28, 2026Updated 4 months ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Jul 4, 2020Updated 6 years ago
- uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz☆31Dec 5, 2018Updated 7 years ago
- SystemRDL 2.0 language compiler front-end☆282Apr 10, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆51Nov 3, 2023Updated 2 years ago
- uvm AXI BFM(bus functional model)☆271Jun 23, 2013Updated 13 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆83Jan 2, 2021Updated 5 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆641Dec 24, 2021Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆302May 18, 2022Updated 4 years ago
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- ☆69Jan 7, 2023Updated 3 years ago