nickdavidhaynes / programmable-delay-lineLinks
☆16Updated 9 years ago
Alternatives and similar repositories for programmable-delay-line
Users that are interested in programmable-delay-line are comparing it to the libraries listed below
Sorting:
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 7 months ago
- ☆17Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 6 years ago
- Update IceStudio to support ColorLight 5A-75X, i5 and ICeSugar Pro FPGA boards☆47Updated last year
- A complete HDMI transmitter implementation in VHDL☆23Updated 4 months ago
- Portable HyperRAM controller☆55Updated 5 months ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆108Updated 3 years ago
- FPGA dev board based on Lattice iCE40 8k☆67Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- Verilog Repository for GIT☆33Updated 4 years ago
- IEEE-488 (GP-IB, HP-IB) synthesizable core in VHDL☆19Updated 9 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆80Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- ☆37Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- ☆15Updated 4 years ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆36Updated 3 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Sodimm components for KiCad☆36Updated 4 years ago
- Collection of projects for various FPGA development boards☆44Updated last year
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago