nickdavidhaynes / programmable-delay-line
☆14Updated 9 years ago
Alternatives and similar repositories for programmable-delay-line:
Users that are interested in programmable-delay-line are comparing it to the libraries listed below
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆25Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆51Updated 10 months ago
- Verilog Repository for GIT☆32Updated 3 years ago
- I2C Slave Interface (Vhdl)☆22Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- UDP/IP Core☆12Updated 10 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- ☆23Updated last year
- Tools for FPGA development.☆44Updated last year
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- ☆15Updated 4 years ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆35Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- ☆37Updated 3 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- Wishbone controlled I2C controllers☆47Updated 4 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆58Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆40Updated 3 years ago