marph91 / pocket-cnnLinks
CNN-to-FPGA-framework for small CNN, written in VHDL and Python
☆23Updated 4 years ago
Alternatives and similar repositories for pocket-cnn
Users that are interested in pocket-cnn are comparing it to the libraries listed below
Sorting:
- IP operations in verilog (simulation and implementation on ice40)☆64Updated 6 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- ☆28Updated 4 years ago
- PYNQ Composabe Overlays☆74Updated last year
- Repository gathering basic modules for CDC purpose☆58Updated 6 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆101Updated 7 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Updated 3 years ago
- Verilog modules required to get the OV7670 camera working☆77Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- SpinalHDL Hardware Math Library☆96Updated last year
- Simple single-port AXI memory interface☆49Updated last year
- UART -> AXI Bridge☆70Updated 4 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Updated 8 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆75Updated 3 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆45Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆76Updated 3 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆51Updated 5 years ago