marph91 / pocket-cnnLinks
CNN-to-FPGA-framework for small CNN, written in VHDL and Python
☆22Updated 4 years ago
Alternatives and similar repositories for pocket-cnn
Users that are interested in pocket-cnn are comparing it to the libraries listed below
Sorting:
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆58Updated 5 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆36Updated last year
- MIPI CSI-2 RX☆37Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Verilog modules required to get the OV7670 camera working☆73Updated 7 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 2 months ago
- SpinalHDL Hardware Math Library☆90Updated last year
- Video Stream Scaler☆40Updated 11 years ago
- Verilog RTL Design☆45Updated 4 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆31Updated 5 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆85Updated 2 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆45Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆51Updated 8 years ago