marph91 / pocket-cnnLinks
CNN-to-FPGA-framework for small CNN, written in VHDL and Python
☆22Updated 4 years ago
Alternatives and similar repositories for pocket-cnn
Users that are interested in pocket-cnn are comparing it to the libraries listed below
Sorting:
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 weeks ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Vitis Model Composer Examples and Tutorials☆102Updated 3 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- An implementation of the CORDIC algorithm in Verilog.☆98Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 6 years ago
- SpinalHDL Hardware Math Library☆88Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆64Updated 2 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated last month
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆57Updated 6 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago