Alternatives and similar repositories for zet

Users that are interested in zet are comparing it to the libraries listed below

• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆398Updated last year
• alfikpl / ao486
  The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
  ☆373Updated 10 years ago
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆666Updated 10 years ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated last week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆414Updated last week
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆146Updated 8 years ago
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆125Updated 9 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆274Updated 9 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆538Updated 2 months ago
• zylin / zpu
  The Zylin ZPU
  ☆243Updated 10 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆306Updated 2 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆549Updated last week
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆341Updated 2 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆669Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆327Updated 11 months ago
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆152Updated 7 years ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆636Updated 3 weeks ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆866Updated 5 years ago
• tinyfpga / TinyFPGA-Bootloader
  An open source USB bootloader for FPGAs
  ☆365Updated last year
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆143Updated 10 years ago
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆328Updated 3 weeks ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆169Updated 9 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆368Updated last year
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆303Updated last year
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆327Updated 8 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆165Updated 4 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆324Updated 3 years ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆600Updated last year
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆347Updated 4 years ago
• avakar / usbcorev
  A full-speed device-side USB peripheral core written in Verilog.
  ☆231Updated 2 years ago