marmolejo / zetLinks
Open source implementation of a x86 processor
☆321Updated 7 years ago
Alternatives and similar repositories for zet
Users that are interested in zet are comparing it to the libraries listed below
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆398Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆376Updated 10 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 weeks ago
- A Verilog HDL model of the MOS 6502 CPU☆343Updated 2 years ago
- GPL v3 2D/3D graphics engine in verilog☆667Updated 10 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 8 years ago
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆308Updated 2 years ago
- The Zylin ZPU☆244Updated 10 years ago
- OpenRISC 1200 implementation☆170Updated 9 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆125Updated 9 years ago
- Small footprint and configurable PCIe core☆558Updated 3 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆547Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- ☆247Updated 2 years ago
- public domain tools for FPGAs☆327Updated 8 years ago
- Linux on LiteX-VexRiscv☆642Updated 3 weeks ago
- RISC-V CPU Core☆337Updated 2 weeks ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- An open source USB bootloader for FPGAs☆366Updated last year
- LatticeMico32 soft processor☆106Updated 10 years ago
- An implementation of DisplayPort protocol for FPGAs☆292Updated 9 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆370Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆325Updated 3 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆328Updated last month
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆239Updated 6 years ago
- NES in Verilog☆197Updated 4 years ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆347Updated 4 years ago