Alternatives and similar repositories for zet:

Users that are interested in zet are comparing it to the libraries listed below

• alfikpl / ao486
  The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
  ☆364Updated 10 years ago
• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆389Updated last year
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆664Updated 10 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆525Updated this week
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆401Updated 2 months ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆413Updated last week
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆165Updated 9 years ago
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆123Updated 9 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆622Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆317Updated 9 months ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆341Updated last year
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆269Updated 7 months ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆322Updated 3 years ago
• zylin / zpu
  The Zylin ZPU
  ☆243Updated 9 years ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆596Updated last year
• hamsternz / FPGA_DisplayPort
  An implementation of DisplayPort protocol for FPGAs
  ☆285Updated 8 years ago
• enjoy-digital / litepcie
  Small footprint and configurable PCIe core
  ☆529Updated 3 weeks ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆598Updated 2 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆366Updated last year
• riscv-non-isa / riscv-arch-test
  ☆551Updated this week
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆145Updated 8 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆141Updated 10 years ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆419Updated 5 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 4 years ago
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆340Updated 4 years ago
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆150Updated 7 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆105Updated 10 years ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆389Updated 5 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆87Updated 6 years ago