marmolejo / zetLinks
Open source implementation of a x86 processor
☆329Updated 7 years ago
Alternatives and similar repositories for zet
Users that are interested in zet are comparing it to the libraries listed below
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆406Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆390Updated 11 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- GPL v3 2D/3D graphics engine in verilog☆685Updated 11 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆412Updated last week
- IBM PC Compatible SoC for a commercially available FPGA board☆72Updated 9 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆561Updated 2 months ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- A simple RISC-V processor for use in FPGA designs.☆281Updated last year
- OpenSPARC-based SoC☆72Updated 11 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆156Updated 7 years ago
- OpenRISC 1200 implementation☆173Updated 10 years ago
- The OpenRISC 1000 architectural simulator☆74Updated 6 months ago
- The Easy 8-bit Processor☆184Updated 11 years ago
- A Verilog HDL model of the MOS 6502 CPU☆358Updated 2 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆245Updated 6 years ago
- public domain tools for FPGAs☆330Updated 8 years ago
- The Zylin ZPU☆244Updated 10 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆44Updated 11 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- Small footprint and configurable DRAM core☆456Updated 3 weeks ago
- A very primitive but hopefully self-educational CPU in Verilog☆150Updated 10 years ago
- Basic RISC-V CPU implementation in VHDL.☆171Updated 5 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 4 years ago
- ☆247Updated 3 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆675Updated 4 months ago
- An implementation of DisplayPort protocol for FPGAs☆299Updated 9 years ago
- A Video display simulator☆174Updated 6 months ago
- Small footprint and configurable PCIe core☆629Updated last week