marmolejo / zetLinks
Open source implementation of a x86 processor
☆323Updated 7 years ago
Alternatives and similar repositories for zet
Users that are interested in zet are comparing it to the libraries listed below
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆404Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆380Updated 11 years ago
- GPL v3 2D/3D graphics engine in verilog☆670Updated 11 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 months ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 9 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆551Updated last week
- A Verilog HDL model of the MOS 6502 CPU☆351Updated 2 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆241Updated 6 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆148Updated 10 years ago
- Small footprint and configurable DRAM core☆434Updated 2 months ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- OpenRISC 1200 implementation☆172Updated 9 years ago
- Small footprint and configurable PCIe core☆577Updated last week
- The OpenRISC 1000 architectural simulator☆76Updated 4 months ago
- ☆247Updated 3 years ago
- public domain tools for FPGAs☆329Updated 8 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆154Updated 7 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆44Updated 11 years ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 4 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- The Zylin ZPU☆245Updated 10 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- OpenSPARC-based SoC☆69Updated 11 years ago
- A Video display simulator☆171Updated 3 months ago
- The original high performance and small footprint system-on-chip based on Migen™☆333Updated 2 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago