marmolejo / zetLinks
Open source implementation of a x86 processor
☆332Updated 7 years ago
Alternatives and similar repositories for zet
Users that are interested in zet are comparing it to the libraries listed below
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆408Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆399Updated 11 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- GPL v3 2D/3D graphics engine in verilog☆687Updated 11 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆415Updated last week
- The OpenRISC 1000 architectural simulator☆77Updated 8 months ago
- A Verilog HDL model of the MOS 6502 CPU☆364Updated 2 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆73Updated 9 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- The Easy 8-bit Processor☆186Updated 11 years ago
- OpenRISC 1200 implementation☆177Updated 10 years ago
- The Zylin ZPU☆245Updated 10 years ago
- The aoR3000 is a MIPS R3000A compatible core capable of booting the Linux kernel version 3.16 in about 3 seconds and with a rating of 48.…☆45Updated 11 years ago
- public domain tools for FPGAs☆332Updated 8 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆152Updated 11 years ago
- Small footprint and configurable DRAM core☆462Updated last week
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆248Updated 7 years ago
- OpenSPARC-based SoC☆74Updated 11 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆570Updated 4 months ago
- Reverse engineering the XC2064 FPGA☆83Updated 4 years ago
- Basic RISC-V CPU implementation in VHDL.☆172Updated 5 years ago
- A Video display simulator☆175Updated 8 months ago
- ☆247Updated 3 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆71Updated 7 years ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆230Updated 10 months ago