marmolejo / zetLinks
Open source implementation of a x86 processor
☆322Updated 7 years ago
Alternatives and similar repositories for zet
Users that are interested in zet are comparing it to the libraries listed below
Sorting:
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆402Updated last year
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆378Updated 10 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆125Updated 9 years ago
- GPL v3 2D/3D graphics engine in verilog☆669Updated 10 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 8 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 weeks ago
- A Verilog HDL model of the MOS 6502 CPU☆345Updated 2 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆549Updated 3 months ago
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- OpenRISC 1200 implementation☆171Updated 9 years ago
- public domain tools for FPGAs☆328Updated 8 years ago
- The Zylin ZPU☆244Updated 10 years ago
- Small footprint and configurable DRAM core☆426Updated 2 weeks ago
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆330Updated 2 months ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆309Updated 2 years ago
- ☆247Updated 2 years ago
- OpenSPARC-based SoC☆69Updated 10 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆239Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- The OpenRISC 1000 architectural simulator☆76Updated 2 months ago
- Small footprint and configurable PCIe core☆563Updated last week
- RISC-V CPU Core☆351Updated 3 weeks ago
- An implementation of DisplayPort protocol for FPGAs☆292Updated 9 years ago
- Implemetation of pipelined ARM7TDMI processor in Verilog☆90Updated 7 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago