Alternatives and similar repositories for minbool

Users that are interested in minbool are comparing it to the libraries listed below

• lsils / kitty
  C++ truth table library
  ☆56Updated last month
• AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
  This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
  ☆13Updated 9 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-Software
  Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
  ☆12Updated 6 years ago
• lsils / mockturtle
  C++ logic network library
  ☆240Updated 2 weeks ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆92Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆37Updated 4 months ago
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆21Updated last week
• stanford-centaur / smt-switch
  A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.
  ☆126Updated last week
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆95Updated this week
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆42Updated 7 years ago
• Gigantua / Espresso
  Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
  ☆51Updated last year
• aengelke / binopt
  A binary optimization/specialization library supporting multiple rewriters
  ☆114Updated 4 years ago
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆133Updated 5 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆69Updated 2 years ago
• not-chciken / TLMBoy
  A Game Boy emulator written in C++/SystemC TLM-2.0
  ☆25Updated last month
• EPFL-LAP / dynamatic
  DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
  ☆121Updated this week
• jvstech / float-compare-pass
  Fork of LLVM for demonstrating optimization pass development
  ☆30Updated 2 years ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆39Updated 3 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆112Updated last year
• Minres / SystemC-Quickstart
  A simple C++ CMake project to jump-start development of SystemC models and systems
  ☆25Updated 7 months ago
• The-OpenROAD-Project / KicadParser
  ☆15Updated 4 years ago
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆12Updated 6 years ago
• gatelabdavis / RANE
  ☆23Updated 2 years ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆82Updated 2 months ago