Alternatives and similar repositories for eie1_fpga_lab:

Users that are interested in eie1_fpga_lab are comparing it to the libraries listed below

• LangProc / langproc_2015_cw
  ☆6Updated 8 years ago
• m8pple / arch2-2016-cw
  ☆10Updated 8 years ago
• good-data-movement / manifesto
  The Good Data Movement manifesto.
  ☆14Updated 5 years ago
• MatchLab-Imperial / deep-learning-course
  ☆101Updated last month
• Xilinx / finn
  Dataflow compiler for QNN inference on FPGAs
  ☆806Updated last week
• martinferianc / relax
  💤 Relaxation labelling to refine edge detection 💤
  ☆11Updated 5 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆103Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆796Updated last month
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆26Updated last week
• martinferianc / C90Compiler-EIE2
  C90 to MIPS I Compiler done as a coursework for EE2-15
  ☆16Updated 5 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆444Updated last week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆700Updated 10 months ago
• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆270Updated last month
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆768Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆684Updated 2 weeks ago
• ZFTurbo / Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA
  Verilog Generator of Neural Net Digit Detector for FPGA
  ☆312Updated 2 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆185Updated 7 months ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆572Updated 5 months ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,082Updated this week
• Xilinx / ml-suite
  Getting Started with Xilinx ML Suite
  ☆337Updated 4 years ago
• janestreet / hardcaml
  Hardcaml is an OCaml library for designing hardware.
  ☆741Updated 5 months ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆36Updated 2 weeks ago
• nbulsi / also
  A logic synthesis tool
  ☆73Updated 2 weeks ago
• cornell-zhang / bnn-fpga
  Binarized Convolutional Neural Networks on Software-Programmable FPGAs
  ☆303Updated 4 years ago
• KastnerRG / pp4fpgas
  Parallel Programming for FPGAs -- An open-source high-level synthesis book
  ☆826Updated 3 months ago
• secworks / aes
  Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementatio…
  ☆354Updated 3 weeks ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆291Updated last month
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆670Updated 5 months ago
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆458Updated 6 years ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆729Updated this week