β10Oct 26, 2016Updated 9 years ago
Alternatives and similar repositories for arch2-2016-cw
Users that are interested in arch2-2016-cw are comparing it to the libraries listed below
Sorting:
- π€ Relaxation labelling to refine edge detection π€β11Jul 29, 2019Updated 6 years ago
- On the Effects of Quantisation on Model Uncertainty in Bayesian Neural Networksβ18Apr 8, 2024Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.β119May 14, 2025Updated 9 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLSβ11Aug 22, 2021Updated 4 years ago
- The C4 Concurrent C Fuzzerβ14Nov 2, 2023Updated 2 years ago
- Useful prompts for interacting with an AI.β14Jul 14, 2020Updated 5 years ago
- An Org Mode export backend for ConTeXtβ15Apr 16, 2022Updated 3 years ago
- A suite of tools for Petri Netsβ13Oct 26, 2022Updated 3 years ago
- Katamaran is a semi-automated separation logic verifier for the Sail specification language. It works on an embedded version of Sail callβ¦β19Updated this week
- β14Updated this week
- Python business day calculationsβ16Jun 5, 2024Updated last year
- Dual MikroBUS board for Upduino 2 FPGAβ18May 24, 2018Updated 7 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.β82Feb 9, 2022Updated 4 years ago
- A Foreign Function Interface (FFI) to cvc5 solver in Lean.β24Feb 16, 2026Updated 2 weeks ago
- A Flexible and Efficient Proof Checker for SMT Solversβ28Updated this week
- Polyhedral High-Level Synthesis in MLIRβ35Mar 17, 2023Updated 2 years ago
- A padring generator for ASICsβ25May 17, 2023Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGAβ91Feb 11, 2020Updated 6 years ago
- Verilog development and verification project for HOL4β28Apr 25, 2025Updated 10 months ago
- A tool to generate optimized hardware files for univariate functions.β29Apr 5, 2024Updated last year
- πΉ Add/Remove games to "Data Frog Y2-HD (568 in 1)" console or to similar kind of consolesβ35Apr 12, 2021Updated 4 years ago
- Projects to get started with Clashβ32Jan 14, 2026Updated last month
- DASS HLS Compilerβ29Oct 4, 2023Updated 2 years ago
- β35Jul 28, 2025Updated 7 months ago
- MicroPython - legacy branch contain old experiments, and experimental for new workβ33Sep 6, 2021Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisationβ34Oct 4, 2023Updated 2 years ago
- Python interface to FPGA interchange formatβ41Oct 19, 2022Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale partsβ37Jul 10, 2019Updated 6 years ago
- PicoRVβ43Feb 19, 2020Updated 6 years ago
- EasyNIC: an easy-to-use host interface for network cardsβ43May 30, 2018Updated 7 years ago
- IceCore Ice40 HX based modular coreβ47Jan 23, 2021Updated 5 years ago
- Gallina to Bedrock2 compilation toolkitβ65Feb 28, 2026Updated last week
- A simple DDR3 memory controllerβ61Jan 9, 2023Updated 3 years ago
- Simple zettelkasten mode for emacs. Mirror of https://sr.ht/~ymherklotz/emacs-zettelkasten/β60Mar 22, 2025Updated 11 months ago
- Homebrew formulae for building FPGA bitstreams with open-source tools.β58Feb 2, 2022Updated 4 years ago
- ε¦εε€’ζΈ‘β63Apr 2, 2019Updated 6 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.β75Jun 2, 2019Updated 6 years ago
- Lecture notes on realizabilityβ75Feb 21, 2025Updated last year
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)β94Oct 17, 2025Updated 4 months ago