m8pple / arch2-2016-cwView external linksLinks
☆10Oct 26, 2016Updated 9 years ago
Alternatives and similar repositories for arch2-2016-cw
Users that are interested in arch2-2016-cw are comparing it to the libraries listed below
Sorting:
- The C4 Concurrent C Fuzzer☆14Nov 2, 2023Updated 2 years ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- Katamaran is a semi-automated separation logic verifier for the Sail specification language. It works on an embedded version of Sail call…☆18Feb 6, 2026Updated last week
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- The rule-based graph programming language GP 2☆77Nov 25, 2025Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- A Flexible and Efficient Proof Checker for SMT Solvers☆27Updated this week
- A Foreign Function Interface (FFI) to cvc5 solver in Lean.☆23Jan 27, 2026Updated 2 weeks ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆91Feb 11, 2020Updated 6 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 9 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- 🕹 Add/Remove games to "Data Frog Y2-HD (568 in 1)" console or to similar kind of consoles☆35Apr 12, 2021Updated 4 years ago
- Projects to get started with Clash☆32Jan 14, 2026Updated last month
- A Clash playground/starter kit, using Nix☆36Feb 8, 2019Updated 7 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Nov 2, 2021Updated 4 years ago
- ☆35Jul 28, 2025Updated 6 months ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- This package provides an interface and foundation for verified SAT reasoning☆55Aug 29, 2024Updated last year
- PicoRV☆43Feb 19, 2020Updated 5 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- Gallina to Bedrock2 compilation toolkit☆65Feb 3, 2026Updated last week
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Design files for an HDMI to MIPI-DSI adapter with support for the LG LH550WF1-SD01 LCD panel☆65Mar 26, 2023Updated 2 years ago
- FPGA 101 - Workshop materials☆78Mar 17, 2019Updated 6 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆75Jun 2, 2019Updated 6 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆92Oct 17, 2025Updated 3 months ago
- Lecture notes on realizability☆75Feb 21, 2025Updated 11 months ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Oct 5, 2019Updated 6 years ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Jan 29, 2026Updated 2 weeks ago
- ☆101Feb 3, 2026Updated last week
- Agda bindings to SMT-LIB2 compatible solvers.☆105Aug 11, 2025Updated 6 months ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- ☆87Mar 5, 2024Updated last year
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago