decaf-lang / minidecaf-tests
The MiniDecaf test cases.
☆17Updated 10 months ago
Related projects ⓘ
Alternatives and complementary repositories for minidecaf-tests
- The MiniDecaf compilers.☆66Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆45Updated last year
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- A summarize of my projects.☆45Updated 5 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- A fast compiler for SysY code☆18Updated 2 years ago
- Various data structures implementation, in STL style☆11Updated 3 years ago
- An optimizing compiler in the Chinese Collegiate Student System Capability Challenge (Compiler Track) 2021☆61Updated 2 years ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆137Updated 3 years ago
- Framework of pa code for THU compiler principle course.☆13Updated 4 years ago
- rCore_tutorial_tests☆10Updated 3 years ago
- Let's write an OS which can run on RISC-V in Rust from scratch!☆16Updated last year
- The MiniDecaf tutorial documentation.☆93Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆35Updated 2 years ago
- An LALR1(1)/LL(1) parser generator in Rust, for multiple languages.☆49Updated 2 years ago
- 计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位☆113Updated last month
- An emulator to run mips executable and to differentially validate noop.☆7Updated 2 years ago
- 龙芯 杯21个人赛作品☆35Updated 3 years ago
- Optimizing compiler for SysY (C subset)☆39Updated 6 months ago
- public repository for 2020 operating system course project "riscv64-ucore"☆23Updated 4 years ago
- Backend & Frontend for JieLabs☆22Updated last year
- Rebuild YatSenOS On RISC-V 64.☆19Updated 2 years ago
- A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17☆42Updated 4 years ago
- Compiler development environment.☆14Updated 9 months ago
- RISC-V Proxy Kernel for Education☆28Updated 11 months ago
- ☆20Updated 11 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 10 months ago
- ☆33Updated 5 years ago
- ☆31Updated last year