atgreen / moxie-cores
Moxie-compatible core repository
☆45Updated last year
Alternatives and similar repositories for moxie-cores:
Users that are interested in moxie-cores are comparing it to the libraries listed below
- ☆51Updated 7 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- A reimplementation of a tiny stack CPU☆81Updated last year
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- CMod-S6 SoC☆37Updated 7 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- LatticeMico32 soft processor☆104Updated 10 years ago
- RISC-V user-mode emulator that runs DooM☆50Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆93Updated 2 weeks ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 2 months ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 months ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆23Updated last year
- My pergola FPGA projects☆30Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Thumb instruction set emulator☆112Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 2 months ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated 7 months ago
- ☆59Updated last year
- This is a simple UART echo test for the iCEstick Evaluation Kit☆37Updated 6 years ago