Alternatives and similar repositories for riscv-meta

Users that are interested in riscv-meta are comparing it to the libraries listed below

• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆55Updated 6 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 weeks ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆61Updated last week
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆109Updated 2 months ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆43Updated 8 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 5 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last week
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆57Updated 2 weeks ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆134Updated 5 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆41Updated 11 months ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆88Updated 3 months ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated this week
• cattius / opcodetester
  Tool for automated testing and analysis of Intel x86-64 undocumented instructions in user mode and in the kernel
  ☆46Updated 6 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 4 years ago
• s-holst / tinyrv
  A tiny RISC-V instruction decoder and instruction set simulator
  ☆29Updated 4 months ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated this week
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆43Updated 3 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated this week
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆45Updated 3 years ago
• bit-hack / riscv-vm
  A Small RISC-V Virtual Machine
  ☆85Updated 3 years ago
• openrisc / llvm-or1k
  LLVM backend for OpenRISC 1000
  ☆29Updated 7 years ago