Alternatives and similar repositories for riscv-meta

Users that are interested in riscv-meta are comparing it to the libraries listed below

• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆58Updated 6 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last week
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 6 months ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆44Updated 8 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 3 weeks ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆59Updated 2 weeks ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆49Updated 8 years ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆61Updated last week
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆135Updated 5 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆91Updated 3 weeks ago
• cattius / opcodetester
  Tool for automated testing and analysis of Intel x86-64 undocumented instructions in user mode and in the kernel
  ☆47Updated 6 years ago
• herumi / xbyak_riscv
  ☆48Updated 2 months ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆58Updated 2 years ago
• cornell-brg / pydgin
  A (Py)thon (D)SL for (G)enerating (In)struction set simulators.
  ☆167Updated 7 years ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆43Updated 3 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆110Updated 2 months ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆102Updated 4 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 3 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆126Updated 2 years ago
• mborgerson / gdbstub
  Simple, single-file, dependency-free GDB stub that can be easily dropped in to your project.
  ☆246Updated 3 years ago
• blitz / kernel_entry_benchmark
  Microbenchmarks for x86_64 kernel entry methods
  ☆19Updated 3 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 4 years ago