Alternatives and similar repositories for riscv-meta

Users that are interested in riscv-meta are comparing it to the libraries listed below

• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆58Updated 6 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated last month
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 7 months ago
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆63Updated this week
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆51Updated 7 years ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆45Updated 8 years ago
• alastairreid / mra_tools
  Tools to process ARM's Machine Readable Architecture Specification
  ☆136Updated 5 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆44Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last month
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆47Updated 3 years ago
• herumi / xbyak_riscv
  ☆48Updated 3 months ago
• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆60Updated last week
• nspin / hs-arm
  (Dis)assembler and analyzer generated from the machine-readable ARMv8.3-A specification
  ☆28Updated 7 years ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• cattius / opcodetester
  Tool for automated testing and analysis of Intel x86-64 undocumented instructions in user mode and in the kernel
  ☆47Updated 6 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆43Updated 3 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• mborgerson / gdbstub
  Simple, single-file, dependency-free GDB stub that can be easily dropped in to your project.
  ☆246Updated 3 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆137Updated last year
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆90Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated this week
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 5 years ago
• levex / kernel-qemu-pci
  Creating a custom PCI device in QEMU and a module for it in the Linux kernel.
  ☆96Updated 11 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆103Updated 4 years ago
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆58Updated 2 years ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆51Updated 4 years ago