laurelmay / riscv.vim

Related projects ⓘ

Alternatives and complementary repositories for riscv.vim

• imc-trading / svlangserver
  ☆100Updated 5 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated 10 months ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆130Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 8 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆192Updated 5 months ago
• suoto / vim-hdl
  Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
  ☆60Updated 3 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated this week
• s094392 / riscv-bare-metal
  A RISC-V bare metal example
  ☆42Updated 2 years ago
• drom / rv
  RISC-V Online Help
  ☆33Updated 10 months ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 2 weeks ago
• riscv-software-src / riscv-unified-db
  Machine-readable database of the RISC-V specification, and tools to generate various views
  ☆16Updated this week
• rhysd / vim-llvm
  Vim filetype support for LLVM (including official files)
  ☆52Updated last month
• sifive / freedom-metal
  Bare Metal Compatibility Library for the Freedom Platform
  ☆154Updated 10 months ago
• chipsalliance / homebrew-verible
  ☆16Updated last month
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆130Updated 2 weeks ago
• henry-hsieh / riscv-asm-vim
  Advanced RISC-V assembly syntax highlight for Vim and Neovim.
  ☆12Updated 3 months ago
• Freed-Wu / cppinsights.vim
  Vim extension for C++ Insights.
  ☆18Updated last week
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated 7 months ago
• antoinemadec / vim-verilog-instance
  verilog_instance.vim: create instantiation of ports from port declaration
  ☆27Updated last year
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆30Updated 10 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆144Updated 2 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆93Updated last month
• dalance / svls
  SystemVerilog language server
  ☆466Updated last week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆33Updated this week
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆116Updated 2 weeks ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆83Updated 4 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆34Updated 10 months ago