Alternatives and similar repositories for freedom-metal:

Users that are interested in freedom-metal are comparing it to the libraries listed below

• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆151Updated 11 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆254Updated 3 weeks ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆147Updated last week
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆168Updated last month
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆220Updated 2 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆226Updated 2 months ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 2 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆139Updated 2 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆102Updated last month
• riscv / riscv-CMOs
  ☆83Updated 2 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆137Updated last year
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆204Updated 2 weeks ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆146Updated 2 years ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆208Updated 10 months ago
• riscv-non-isa / riscv-arch-test
  ☆534Updated last week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆177Updated 6 months ago
• sifive / freedom-tools
  Tools for SiFive's Freedom Platform
  ☆215Updated 3 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆469Updated 3 weeks ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆154Updated 4 years ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆117Updated last year
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆238Updated 2 months ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆181Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆304Updated 7 months ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆127Updated last week
• sifive / freedom-u-sdk
  Freedom U Software Development Kit (FUSDK)
  ☆282Updated 3 weeks ago
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆152Updated 9 months ago
• riscv-ovpsim / imperas-riscv-tests
  ☆167Updated last year
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆271Updated last year
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆221Updated this week