s094392/riscv-bare-metal external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

s094392/riscv-bare-metal

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/s094392/riscv-bare-metal)

Close

s094392 / riscv-bare-metalView on GitHubMore

• External links
• Readme badge

A RISC-V bare metal example

☆54May 26, 2022Updated 3 years ago

Alternatives and similar repositories for riscv-bare-metal

Users that are interested in riscv-bare-metal are comparing it to the libraries listed below

• ultraembedded / librtos

  View on GitHub
  Very basic real time operating system for embedded systems...
  ☆17Sep 19, 2020Updated 5 years ago
• ilya-sotnikov / riscv-asm-spike

  View on GitHub
  Bare metal RISC-V assembly examples for Spike (no pk)
  ☆19Oct 14, 2023Updated 2 years ago
• castor-software / openmz

  View on GitHub
  OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.
  ☆14Jun 26, 2020Updated 5 years ago
• pulp-platform / pulp-freertos

  View on GitHub
  FreeRTOS for PULP
  ☆16Jul 24, 2023Updated 2 years ago
• riscvarchive / riscv-code-size-reduction

  View on GitHub
  ☆148Feb 29, 2024Updated 2 years ago
• virtualopensystems / boot-wrapper

  View on GitHub
  Linux kernel boot wrapper for FAST Models
  ☆14Jul 4, 2013Updated 12 years ago
• pulp-platform / pulp-runtime

  View on GitHub
  Simple runtime for Pulp platforms
  ☆52Feb 2, 2026Updated last month
• larkmjc / riscv-probe

  View on GitHub
  Simple machine mode program to probe RISC-V control and status registers
  ☆127Apr 28, 2023Updated 2 years ago
• MariaPdg / image-autoencoding

  View on GitHub
  VAE for image reconstruction
  ☆13Apr 11, 2021Updated 4 years ago
• google / verilogpp

  View on GitHub
  ☆17Jun 5, 2024Updated last year
• pulp-platform / trdb

  View on GitHub
  RISC-V Processor Tracing tools and library
  ☆16Mar 17, 2024Updated 2 years ago
• AsFigo / ivl_uvm

  View on GitHub
  Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.
  ☆24Dec 27, 2022Updated 3 years ago
• devindang / dv-cpu-rv

  View on GitHub
  A harvard architecture CPU based on RISC-V.
  ☆16Aug 25, 2023Updated 2 years ago
• briandong / regModel

  View on GitHub
  This script builds the UVM register model, based on pre-defined address map in markdown (mk) style
  ☆12Mar 23, 2018Updated 7 years ago
• TommyWu-fdgkhdkgh / spike-vp

  View on GitHub
  spike-vp
  ☆13Feb 5, 2024Updated 2 years ago
• benjaminplee / QUnit-CLI

  View on GitHub
  Extensions for running QUnit tests from the command line
  ☆25Nov 29, 2010Updated 15 years ago
• riscvarchive / riscv-aclint

  View on GitHub
  ☆42Jan 14, 2022Updated 4 years ago
• pulp-platform / pulp-rt-examples

  View on GitHub
  ☆13Jan 14, 2021Updated 5 years ago
• hellow554 / cursive_hexview

  View on GitHub
  A simple hexview for cursive
  ☆20Aug 3, 2024Updated last year
• eecheng87 / mode-switch-stat

  View on GitHub
  Minimal tool for measuring cost of mode switch
  ☆15Jun 26, 2021Updated 4 years ago
• ARM-software / coresight-wire-protocol

  View on GitHub
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆28Jul 10, 2025Updated 8 months ago
• d-iii-s / msim

  View on GitHub
  Light-weight MIPS R4000 and RISC-V system simulator
  ☆19Mar 3, 2026Updated 2 weeks ago
• embecosm / riscv-gdbserver

  View on GitHub
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Sep 16, 2019Updated 6 years ago
• riscv / riscv-plic-spec

  View on GitHub
  PLIC Specification
  ☆152Updated this week
• argonlaser / talk-with-linux

  View on GitHub
  This repository aims to explore all the functionality of linux with simple programs. Lets talk with the linux !
  ☆16Feb 16, 2018Updated 8 years ago
• edgarigl / qemu-etrace

  View on GitHub
  Qemu Etrace
  ☆16May 21, 2024Updated last year
• leissa / vim-acme

  View on GitHub
  syntax-highlighting for the acme 6502-family assembler
  ☆13Dec 10, 2024Updated last year
• MikeCovrado / GettingVerilatorStartedWithUVM

  View on GitHub
  Simple UVM environment for experimenting with Verilator.
  ☆38Updated this week
• pulp-platform / safety_island

  View on GitHub
  A reliable, real-time subsystem for the Carfield SoC
  ☆19Dec 2, 2025Updated 3 months ago
• rggen / rggen-sample-testbench

  View on GitHub
  ☆16Feb 5, 2026Updated last month
• y2kbugger / baremetal-riscv-renode

  View on GitHub
  ☆14Jan 19, 2024Updated 2 years ago
• RoaLogic / adv_dbg_if

  View on GitHub
  Universal Advanced JTAG Debug Interface
  ☆17May 10, 2024Updated last year
• adki / DPI_Tutorial

  View on GitHub
  SystemVerilog Direct Programming Interface (DPI) Tutorial
  ☆78Jan 2, 2021Updated 5 years ago
• ucb-bar / nvdla-wrapper

  View on GitHub
  Wraps the NVDLA project for Chipyard integration
  ☆22Sep 2, 2025Updated 6 months ago
• kvm-riscv / linux

  View on GitHub
  Linux KVM RISC-V repo
  ☆62Mar 6, 2026Updated 2 weeks ago
• kuopinghsu / srv32

  View on GitHub
  Simple 3-stage pipeline RISC-V processor
  ☆146Feb 24, 2026Updated 3 weeks ago
• nakane1chome / modern-cxx-riscv

  View on GitHub
  Baremetal RISC-V examples with modern C++
  ☆17May 31, 2025Updated 9 months ago
• Mi-V-Soft-RISC-V / miv-rv32-bare-metal-examples

  View on GitHub
  ☆13Aug 7, 2025Updated 7 months ago
• Minres / SystemC-Components

  View on GitHub
  A SystemC productivity library: https://minres.github.io/SystemC-Components/
  ☆132Updated this week