Alternatives and similar repositories for riscv-bare-metal

Users that are interested in riscv-bare-metal are comparing it to the libraries listed below

• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆123Updated 2 years ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆140Updated this week
• luizinhosuraty / pciemu
  PCIe Device Emulation in QEMU
  ☆69Updated 2 years ago
• riscv / riscv-CMOs
  ☆89Updated 3 years ago
• riscvarchive / riscv-eabi-spec
  Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.
  ☆27Updated 4 years ago
• riscv / riscv-plic-spec
  PLIC Specification
  ☆144Updated 2 years ago
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆76Updated last week
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆272Updated last week
• riscvarchive / riscv-aclint
  ☆42Updated 3 years ago
• riscv / riscv-aia
  ☆92Updated this week
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆42Updated 6 months ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆114Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆155Updated 3 years ago
• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆101Updated 3 years ago
• Xilinx / systemctlm-cosim-demo
  QEMU libsystemctlm-soc co-simulation demos.
  ☆150Updated 2 months ago
• riscv-non-isa / tg-nexus-trace
  RISC-V Nexus Trace TG documentation and reference code
  ☆51Updated 7 months ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆68Updated 2 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• riscv / riscv-test-env
  ☆49Updated 3 months ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆191Updated this week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆147Updated 9 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 8 months ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆125Updated this week
• riscv-ovpsim / imperas-riscv-tests
  ☆182Updated last year
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated 3 months ago
• riscv-admin / riscv-ovpsim
  ☆62Updated 4 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated last year
• machineware-gmbh / vcml
  A modeling library with virtual components for SystemC and TLM simulators
  ☆162Updated this week
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆76Updated 6 years ago