An FPGA-accelerated platform for FEC analysis of wireline systems
☆14Jan 21, 2025Updated last year
Alternatives and similar repositories for FPGA-FEC
Users that are interested in FPGA-FEC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project for analyzing time-series data from link models or measurements. Generates eye diagrams, extracts statistics, and contains usefu…☆15May 3, 2024Updated 2 years ago
- Python library for SerDes modelling☆99Jul 18, 2024Updated 2 years ago
- Python implementation of COM, as per IEEE 802.3-22 Annex 93A.☆23Oct 20, 2026Updated 2 weeks ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 6 years ago
- This project implements a bit error rate tester. A PRBS (pseudo random bit sequence) is generated that can feed the DUT. The receiver com…☆13Jun 2, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆21May 25, 2024Updated 2 years ago
- This repo contains the scripts that are used to model and optimize an optical receiver.☆12Jun 4, 2024Updated 2 years ago
- Repository with binary labelings for 2D and 4D modulation formats☆12Jun 22, 2023Updated 3 years ago
- 合肥工业大学-计算机与信息学院 “不唯一”、“非官方”beamer 模板☆11Apr 17, 2022Updated 4 years ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆15Aug 30, 2023Updated 3 years ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- Learning of a communication system over a binary feedback channel☆13Apr 27, 2019Updated 7 years ago
- StatOpt Tool in Python☆21Aug 10, 2026Updated 2 months ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Machine Learning and Optimization for Communications Systems☆14Jun 8, 2026Updated 4 months ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- BP list decoding for polar codes☆14Sep 1, 2023Updated 3 years ago
- ☆41Jul 2, 2024Updated 2 years ago
- ☆13Oct 28, 2022Updated 4 years ago
- ☆20Mar 29, 2022Updated 4 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated last year
- ☆16Mar 17, 2026Updated 7 months ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hamming ECC Encoder and Decoder to protect memories☆37Jan 28, 2025Updated last year
- A benchmark to measure AI progress on unsolved research problems in mathematics.☆36Sep 26, 2026Updated last month
- Open Source RFIC Inductor and Transformer Layout Generation Toolkit☆26Oct 15, 2026Updated 3 weeks ago
- ECE385 Final Project - Raiden Shooter Game - at ZJU-UIUC Institute; w/ 16-bit VGA, Sound and Ethernet☆15Dec 4, 2020Updated 5 years ago
- Learning Linear Block Error Correction Codes☆20May 8, 2024Updated 2 years ago
- QAMpy is a DSP chain for the simulation and equalisation of optical communications signals☆88Apr 28, 2026Updated 6 months ago
- Simple UVM testbench development using the uvmtb_template files☆27Jan 16, 2025Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆84Apr 28, 2023Updated 3 years ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK☆21Jul 21, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A module for simulating free-space optical communication systems using GnuRadio☆23Oct 31, 2019Updated 7 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- An asset which include circuit symbols for drawing schematics and block diagrams with Affinity Designer☆37Sep 8, 2026Updated last month
- Vim plugin for the uncompromising Python code formatter☆11Mar 11, 2021Updated 5 years ago
- MindsApplied EEG Signal Filter for Real-time or Offline Analysis☆17Feb 25, 2026Updated 8 months ago
- 🪐Optical Communications python library (GPU supported for FIBER simulation)☆25Feb 7, 2026Updated 9 months ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago