kevinselvaprasanna / Simulation-of-BCH-Code
A Performance Analysis and Simulation of BCH Code in Matlab
☆13Updated 2 years ago
Alternatives and similar repositories for Simulation-of-BCH-Code:
Users that are interested in Simulation-of-BCH-Code are comparing it to the libraries listed below
- BCH (Bose-Chaudhuri-Hocquenghem) encoder and decoder built from scratch in matlab as course project for EE5160: Error Control Coding☆18Updated 7 years ago
- Simple python implementation of binary BCH error-correcting code☆29Updated 5 years ago
- BCH error-correcting code MATLAB simulator - University of Michigan (Winter, 2011)☆14Updated 5 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- LDPC编码解码matlab代码和Verilog代码及资料☆44Updated 6 years ago
- Belief propagation on Tanner graphs (LDPC decoder)☆17Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆93Updated 7 months ago
- Low density parity check codes. Encoder and belief propagation decoder written in C++.☆34Updated 4 years ago
- NMS_decode☆12Updated 4 years ago
- construction high perfomance long length, low error floor block Multi-edge Type (MET) QC-LDPC codes and Tail-Biting convolutional MET QC-…☆29Updated 8 months ago
- Implementation of Protograph LDPC error correction codes☆48Updated 3 years ago
- C and MATLAB implementation for LDPC encoding and decoding☆201Updated 8 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现,基为2,有两个并行的蝶形单元☆16Updated 2 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- AES加密解密算法的Verilog实现☆63Updated 9 years ago
- Simulated annealing lifting for high girth QC-LDPC include ACE/EMD optimization. Make QC-LDPC from protograph (base matrix)☆21Updated 8 months ago
- Description of Chinese SM3 Hash algorithm with Verilog HDL☆46Updated 6 years ago
- ☆12Updated 3 years ago
- Belief propagation with sparse matrices (scipy.sparse) in Python for LDPC codes. Includes NumPy implementation of message passing (min-su…☆35Updated 2 years ago
- 最小和算法实现☆11Updated 4 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆10Updated 4 years ago
- List of open source channel coding projects and libraries.☆119Updated 3 years ago
- ☆21Updated 5 years ago