Alternatives and similar repositories for EE5175_ImageSignalProcessing

Users that are interested in EE5175_ImageSignalProcessing are comparing it to the libraries listed below

• ash-aldujaili / spatial-filter-hdl
  High Throughput Image Filters on FPGAs
  ☆13Updated 7 years ago
• BG2BKK / img_process_vhdl
  Image Processing on FPGA using VHDL
  ☆41Updated 11 years ago
• sh-vlad / FPGA_rtime_HDR_video
  We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.
  ☆32Updated 6 years ago
• lileilei-camera / isp
  open cv software isp study
  ☆16Updated 4 years ago
• edwardclin2003 / LowPassFilterImageFPGA
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Updated 9 years ago
• ykqiu / image-processing
  Real-Time Image Processing for ASIC/FGPA
  ☆19Updated 3 years ago
• srohit0 / mida
  Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"
  ☆27Updated 6 years ago
• DCLAB08 / Real-Time-Image-Video-Dehazing
  The Final Project of team 8, NTUEE, Digital Circuits Lab (2021 Fall)
  ☆34Updated 3 years ago
• amiq-consulting / image-upscaling-CNN
  How to Accelerate an Image Upscaling CNN on FPGA Using HLS
  ☆23Updated 3 years ago
• 10x-Engineers / Infinite-ISP_ReferenceModel
  A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.
  ☆28Updated 2 months ago
• MohammedRashad / FPGA-Speech-Recognition
  Expiremental Speech Recognition System using VHDL & MATLAB.
  ☆46Updated 7 years ago
• DexWen / LMS-Adaptive-filter
  LMS-Adaptive Filter implement using verilog and Matlab
  ☆44Updated 8 years ago
• slongfield / StereoCensus
  Verilog Implementation of the Census Transform Stereo Vision algorithm
  ☆28Updated 2 years ago
• andrewandrepowell / zybo_petalinux_video_hls
  Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.
  ☆25Updated 8 years ago
• MostafaOkasha / ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL
  Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…
  ☆10Updated 5 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆31Updated 8 years ago
• t-kuha / sdsoc
  SDSoC example projects
  ☆13Updated 4 years ago
• maltanar / qnn-inference-examples
  Jupyter notebook examples on image classification with quantized neural networks
  ☆69Updated 5 years ago
• nikkatsa7 / HOG_Zedboard
  A real time Histogram of Oriented Gradients Implementation on FPGA
  ☆32Updated 7 years ago
• ilaydayaman / CNN_for_SLR
  A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.
  ☆96Updated last year
• cfelton / test_jpeg
  This is a myhdl test environment for the open-cores jpeg_encoder.
  ☆17Updated 8 years ago
• hukenovs / fp23fftk
  Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
  ☆60Updated 3 years ago
• dicecco1 / fpga_cpfp
  HLS Custom-Precision Floating-Point Library
  ☆13Updated 7 years ago
• mjlyons / vSPI
  Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…
  ☆41Updated 7 months ago
• freecores / bilinear_demosaic
  Demosaic (Bilinear)
  ☆9Updated 11 years ago
• Charmve / AccANN
  🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*
  ☆20Updated last year
• Xilinx / PYNQ-DL
  Xilinx Deep Learning IP
  ☆92Updated 4 years ago
• delhatch / Red_Tracker
  Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …
  ☆14Updated 7 years ago
• mnmhdanas / DA-Based-LMS-Adaptive-filter
  Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…
  ☆17Updated 3 years ago
• xupsh / Digital-Design-Reference-Design
  ☆23Updated 8 years ago